MAX114CAG-T Maxim Integrated, MAX114CAG-T Datasheet - Page 9
![no-image](/images/no-image-200.jpg)
MAX114CAG-T
Manufacturer Part Number
MAX114CAG-T
Description
Analog to Digital Converters - ADC
Manufacturer
Maxim Integrated
Datasheet
1.MAX118CPI.pdf
(12 pages)
Specifications of MAX114CAG-T
Number Of Channels
4
Architecture
Half-Flash
Conversion Rate
1000 KSPs
Resolution
8 bit
Input Type
Single-Ended
Snr
Yes
Interface Type
Parallel
Operating Supply Voltage
4.75 V to 5.25 V
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Package / Case
SSOP-24
Maximum Power Dissipation
640 mW
Minimum Operating Temperature
0 C
Number Of Converters
2
Voltage Reference
External
Besides the two standard write-read-mode options,
pipelined operation can be achieved by connecting
WR to RD (Figure 6). With CS low, driving WR and RD
low initiates a conversion and concurrently reads the
result of the previous conversion.
_____________Analog Considerations
Figures 7a, 7b, and 7c show typical reference connec-
tions. The voltages at REF+ and REF- set the ADC’s
analog input range (see Figure 10). The voltage at REF-
defines the input that produces an output code of all
zeros, and the voltage at REF+ defines the input that
produces an output code of all ones.
The internal resistance from REF+ to REF- can be as
low as 1kΩ, and current will flow through it even when
the MAX114/MAX118 are shut down. Figure 7d shows
how an N-channel MOSFET can be connected to REF-
Figure 7a. Power Supply as Reference
Figure 7b. External Reference, 4.096V Full Scale
+5V
4.7µF
+5V
4.7 F
0.1µF
0.1 F
_______________________________________________________________________________________
V
V
IN+
IN-
MX584
V
V
IN+
IN-
Pipelined Operation
REF+
REF-
IN_
GND
V
DD
C1
0.1µF
MAX114
MAX118
8-Bit ADCs with 1µA Power-Down
REF+
REF-
IN_
GND
V
DD
MAX114
MAX118
Reference
+5V, 1Msps, 4 & 8-Channel,
Figure 6. Pipelined Mode Timing (WR = RD) (MODE = 1)
Figure 7c. Input Not Referenced to GND
Figure 7d. An N-channel MOSFET switches off the reference
load during power-down
RD, WR
* CURRENT PATH MUST STILL
A0–A2
D0–D7
+5V
4.7µF
EXIST FROM V
INT
* IRML2402
CS
PWRDN
OLD DATA (N - 1)
0.1µF
ADDRESS
VALID (N)
+5V
t
IN-
ACQ
t
CSS
t
TO GND
AH
MAX874
t
WR
V
IN-
t
N-FET*
R*
t
IHWR
CSH
+2.5V
t
V
INTL
0.1µF
IN+
0.1µF
C1
3.3µF
0.1µF
t
VALID (N + 1)
t
ACQ
ID
ADDRESS
0.1µF
V
REF+
REF-
PWRDN
REF-
IN_
GND
V
REF+
DD
NEW DATA (N)
DD
MAX114
MAX118
MAX114
MAX118
9