MAX125CCAX Maxim Integrated, MAX125CCAX Datasheet - Page 5
![no-image](/images/no-image-200.jpg)
MAX125CCAX
Manufacturer Part Number
MAX125CCAX
Description
Analog to Digital Converters - ADC
Manufacturer
Maxim Integrated
Datasheet
1.MAX125CCAX.pdf
(15 pages)
Specifications of MAX125CCAX
Number Of Channels
8
Architecture
SAR
Conversion Rate
250 KSPs
Resolution
14 bit
Input Type
Single-Ended
Snr
75 dB
Interface Type
Parallel
Operating Supply Voltage
+/- 5 V
Maximum Operating Temperature
+ 70 C
Package / Case
SSOP-36
Maximum Power Dissipation
941 mW
Minimum Operating Temperature
0 C
Number Of Converters
1
Voltage Reference
Internal 2.5 V or External
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MAX125CCAX
Manufacturer:
MAXIM/美信
Quantity:
20 000
Company:
Part Number:
MAX125CCAX+D
Manufacturer:
RAY
Quantity:
6 237
TIMING CHARACTERISTICS (Figure 4)
(AV
Note 1: AV
Note 2: Relative accuracy is the analog value’s deviation at any code from its theoretical value after the full-scale range has been
Note 3: CLK synchronized with CONVST.
Note 4: f
Note 5: First five harmonics.
Note 6: All inputs except CH1A driven with ±5V (MAX125) or ±2.5V (MAX126) 10kHz signal; CH1A connected to AGND and digitized.
Note 7: Guaranteed by design. Not production tested.
Note 8: AV
Note 9: Temperature drift is defined as the change in output voltage from +25°C to T
Note 10: See Figure 2.
Note 11: Defined as the change in positive full scale caused by a ±5% variation in the nominal supply voltage. Tested with one input
Note 12: Tested with V
Note 13: The data-access time is defined as the time required for an output to cross 0.8V or 2.0V. It is measured using the circuit of
Note 14: The bus-relinquish time is derived from the measured time taken for the data outputs to change 0.5V when loaded with the
CONVST Pulse Width
CS to WR Setup Time
CS to WR Hold Time
WR Low Pulse Width
CS to CONVST Delay
Address Setup Time
Address Hold Time
RD to INT Delay
Delay Time Between Reads
CS to RD Setup Time
CS to RD Hold Time
RD Low Pulse Width
Data-Access Time
Bus-Relinquish Time
Conversion Time
Conversion Rate/Channel
Start-Up Time
DD
= +5V, AV
calibrated.
TC = [∆REFOUT/REFOUT] / ∆T.
at full scale and all others at AGND. V
Figure 1. The measured number is then extrapolated back to determine the value with a 25pF load.
circuit of Figure 1. The measured number is then extrapolated back to remove the effects of charging/discharging the 120pF
capacitor. Thus, the time given is the part’s true bus-relinquish time, independent of the external bus loading capacitance.
PARAMETER
IN
DD
DD
= 10.06kHz, V
= +5V, AV
= +5V, AV
SS
= -5V, DV
_______________________________________________________________________________________
IN
= AGND on all channels, V
SS
SS
IN
= -5V, DV
= -5V, DV
2x4-Channel, Simultaneous-Sampling
DD
= ±5V (MAX125) or ±2.5V (MAX126).
= +5V, AGND = DGND = 0V, T
SYMBOL
t
t
t
t
t
CONV
t
t
CWS
CWH
t
CSD
CRH
t
t
t
t
CRS
t
t
CW
WR
t
DH
DD
DD
AS
AH
RD
RD
DA
ID
= +5V, V
= +5V, V
25pF load
25pF load (Note 13)
25pF load (Note 14)
Mode 1, 1 channel
Mode 2, 2 channel
Mode 3, 3 channel
Mode 4, 4 channel
Mode 1, 1 channel
Mode 2, 2 channel
Mode 3, 3 channel
Mode 4, 4 channel
Exiting shutdown
REFIN
REFIN
IN
REFIN
= 2.5V (internal).
= 0V (all channels).
= 2.500V (external), V
= 2.5V (internal).
CONDITIONS
A
= T
MIN
to T
MAX
IN
, unless otherwise noted.)
= ±5V (MAX125) or ±2.5V (MAX126).
MIN
or T
MAX
MIN
125
. It is calculated as
30
30
30
40
30
0
0
0
0
0
5
14-Bit DAS
TYP
5
MAX
250
142
100
30
30
45
12
76
3
6
9
UNITS
ksps
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
µs
µs
5