MAX125CCAX Maxim Integrated, MAX125CCAX Datasheet - Page 9
![no-image](/images/no-image-200.jpg)
MAX125CCAX
Manufacturer Part Number
MAX125CCAX
Description
Analog to Digital Converters - ADC
Manufacturer
Maxim Integrated
Datasheet
1.MAX125CCAX.pdf
(15 pages)
Specifications of MAX125CCAX
Number Of Channels
8
Architecture
SAR
Conversion Rate
250 KSPs
Resolution
14 bit
Input Type
Single-Ended
Snr
75 dB
Interface Type
Parallel
Operating Supply Voltage
+/- 5 V
Maximum Operating Temperature
+ 70 C
Package / Case
SSOP-36
Maximum Power Dissipation
941 mW
Minimum Operating Temperature
0 C
Number Of Converters
1
Voltage Reference
Internal 2.5 V or External
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MAX125CCAX
Manufacturer:
MAXIM/美信
Quantity:
20 000
Company:
Part Number:
MAX125CCAX+D
Manufacturer:
RAY
Quantity:
6 237
Figure 4. Timing Diagram
Between conversions, the buffer input is connected to
channel 1 of the selected track/hold bank. When a
channel is not selected, switches S1, S2, and S3 are
placed in hold mode to improve channel-to-channel
isolation.
Input data (A0–A3) and output data (D0–D13) are multi-
plexed on a three-state bidirectional interface. This par-
allel I/O can easily be interfaced with a microprocessor
(µP) or DSP. CS, WR, and RD control the write and read
operations. CS is the standard chip-select signal, which
enables the controller to address the MAX125/MAX126
as an I/O port. When CS is high, it disables the WR and
Figure 5. Programming a Four-Channel Conversion, Input Mux A
CONVST
DATA
INT
WR
CS
RD
t
AS
(LSB)
WR
CS
A0
A1
A2
A3
t
CWS
t
DATA IN
WR
t
CWH
_______________________________________________________________________________________
t
AH
t
CSD
2x4-Channel, Simultaneous-Sampling
t
CW
Digital Interface
t
CONV
t
CRS
t
DA
t
ID
t
RD
CH1
t
RD
RD inputs and forces the interface into a high-Z state.
Figure 4 details the interface timing.
The MAX125/MAX126 have eight conversion modes
plus power-down, which are programmed through a
bidirectional parallel interface. At power-up, the devices
default to the mode Input Mux A/Single-Channel
Conversion. The user can select between two banks
(mux inputs A or mux inputs B) of four simultaneous-
sampled input channels, as illustrated in Figure 2. An
internal microsequencer can be programmed to convert
one, two, three, or four channels of the selected bank
per sample. For a single-channel conversion, CH1 is
digitized, and then INT goes low to indicate completion
of the conversion. For multichannel conversions, INT
goes low after the last channel has been digitized.
To input data into the MAX125/MAX126, pull CS low,
program the bidirectional pins A0–A3 (Table 1), and
pulse WR low. Data is latched into the devices on the
WR or CS rising edge. The ADC is now ready to convert.
Once programmed, the ADCs continue operating in the
same mode until they are reprogrammed or until power
is removed. Figure 5 shows an example of program-
ming a four-channel conversion using Input Mux A.
After programming the MAX125/MAX126 as outlined in
the Programming Modes section, pulse CONVST low to
initiate a conversion sequence. The analog inputs are
sampled at the CONVST rising edge. Do not start a
new conversion while the conversion is in progress.
Monitor the INT output. A falling edge indicates the end
of a conversion sequence.
t
DH
t
CRH
CH2
t
ACQ
CH3
Programming Modes
14-Bit DAS
CH4
Starting a Conversion
9