W7100A WIZnet, W7100A Datasheet - Page 74

• Manufacturer Part Number: W7100A
• Description: 8-bit Microcontrollers - MCU 8051 CORE+HARDWIRED TCP/IP+MAC+PHY
• Manufacturer: WIZnet

Specifications of W7100A

• Rohs: yes
• Core: 8051
• Data Bus Width: 8 bit
• Maximum Clock Frequency: 25 MHz
• Program Memory Size: 255 B
• Data Ram Size: 64 KB
• On-chip Adc: No
• Operating Supply Voltage: 3 V to 3.6 V
• Operating Temperature Range: - 40 C to + 80 C
• Package / Case: LQFP-100
• Mounting Style: SMD/SMT
• Interface Type: UART
• Program Memory Type: Flash

© Copyright 2011 WIZnet Co., Inc. All rights reserved.
0xFE401E
0xFE401F
0xFE4020
0xFE4021
0xFE4022
0xFE4023
0xFE4024
0xFE4025
0xFE4026
0xFE4027
0xFE4028
0xFE4029
0xFE402A
0xFE402B
0xFE402C
0xFE402D
0xFE402E
0xFE402F
0xFE40FF
0xFE4100
0xFE4101
0xFE4102
0xFE4103
0xFE4104
0xFE4105
0xFE4106
0xFE4107
0xFE4108
0xFE4109
0xFE410A
0xFE410B
0xFE410C
0xFE410D
~
S0_RXMEM_SIZE
S0_TXMEM_SIZE
S0_RX_RSR0
S0_RX_RSR1
S0_TX_FSR0
S0_TX_FSR1
S0_TX_WR0
S0_TX_WR1
S0_RX_WR1
S0_TX_RD0
S0_TX_RD1
S0_RX_RD1
S0_RX_WR
S0_FRAG0
S0_FRAG1
S1_PORT0
S1_PORT1
S1_DHAR0
S1_DHAR1
S1_DHAR2
S1_DHAR3
S1_DHAR4
S1_DHAR5
S0_RX_RD
S1_DIPR0
S1_DIPR1
S0_IMR
S1_MR
S1_CR
S1_SR
S1_IR
SOCKET 0 Receive Memory Size Register
SOCKET 0 Transmit Memory Size Register
SOCKET 0 Interrupt Mask Register
SOCKET 1 Mode Register
SOCKET 1 Command Register
SOCKET 1 Interrupt Register
SOCKET 1 SOCKET Status Register
S0_TX_FSR (SOCKET 0 Transmit Free Memory Size Register)
S0_TX_RD0
(SOCKET 0 Transmit Memory Read Pointer Register)
S0_TX_WR
(SOCKET 0 Transmit Memory Write Pointer Register)
S0_RX_RSR
(SOCKET 0 Received Data Size Register)
S0_RX_RD
(SOCKET 0 Receive Memory Read Pointer Register)
S0_RX_WR
(SOCKET 0 Receive Memory Write Pointer Register)
S0_FRAG
(SOCKET 0 Fragment Field Value in IP Header Register)
Reserved
S1_PORT (SOCKET 1 Source Port Register)
S1_DHAR (SOCKET 1 Destination Hardware Address Register)
S1_DIPR (SOCKET 1 Destination IP Address Register)
Ver. 1.12
74