M95256-DFMN6TP STMicroelectronics, M95256-DFMN6TP Datasheet - Page 30

• Manufacturer Part Number: M95256-DFMN6TP
• Description: EEPROM 256-Kbit serial SPI bus EEPROM
• Manufacturer: STMicroelectronics

Specifications of M95256-DFMN6TP

• Rohs: yes

Power-up and delivery state
7
7.1
7.2
30/53
Power-up and delivery state
Power-up state
After power-up, the device is in the following state:
●
●
●
●
●
The SRWD, BP1 and BP0 bits of the Status Register are unchanged from the previous
power-down (they are non-volatile bits).
Initial delivery state
The device is delivered with the memory array set to all 1s (each byte = FFh). The Status
Register Write Disable (SRWD) and Block Protect (BP1 and BP0) bits are initialized to 0.
Standby power mode,
deselected (after power-up, a falling edge is required on Chip Select (S) before any
instructions can be started),
not in the Hold condition,
the Write Enable Latch (WEL) is reset to 0,
Write In Progress (WIP) is reset to 0.
Doc ID 12276 Rev 19
M95256-W M95256-R M95256-DR M95256-DF