LFX125C-04FN516C1 Lattice, LFX125C-04FN516C1 Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LFX125C-04FN516C1
Manufacturer Part Number
LFX125C-04FN516C1
Description
FPGA - Field Programmable Gate Array
Manufacturer
Lattice
Datasheet
1.LFX125EB-04F256C.pdf
(115 pages)
Specifications of LFX125C-04FN516C1
Product Category
FPGA - Field Programmable Gate Array
Rohs
yes
Number Of Gates
139 K
Number Of I/os
160 to 496
Operating Supply Voltage
1.8 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
FPBGA-516
Minimum Operating Temperature
0 C
Factory Pack Quantity
27
- Current page: 10 of 115
- Download datasheet (515Kb)
Lattice Semiconductor
Figure 10. ispXPGA PIC
Programmable Input/Output
The PIO is the building block of a PIC. The PIO has a total of 11 inputs and five outputs. Nine of the 11 inputs are
generated from routing. The inputs from routing are the PIO Input (IN), Feed-Thru (FT), Clock (CLK), Input Clock
Enable (ICE), Input Set/Reset (ISR), Output Clock Enable (OCEN), Output Set/Reset (OSR), PIO Output Enable
(OEN), and PIO Input Enable (IEN). The remaining inputs are the sysIO input buffer signal and the Global Set/
Reset signal. Three of the five outputs (OUT0, OUT1, and OE) feed routing. The last two outputs feed the sysIO
buffer directly as the output and output enable of the sysIO output buffer.
PIOs associated with sysHSI blocks contain two additional inputs and outputs to support the sysHSI block. The two
inputs come from the sysHSI block associated with the PIO, and the two outputs feed the sysHSI block. One of the
inputs routes directly through the PIO to routing, while the other is multiplexed with the Feed-Thru, register bypass,
and Q output of the register to form the OUT1 output of the PIO. The outputs to the sysHSI block are the same sig-
nals as the outputs which feed the sysIO buffers (sysIO Output and sysIO Output Enable).
Each PIO has an input register, an output register, and an output enable register as shown in Figure 11. The input
register path of the PIO has a ‘delay’ option, which slows the data-flow. A two-input OR function of the Global Set/
Reset (GSR) and Set/Reset (ISR or OSR) signals creates the set/reset term for the respective registers. Each PIO
has two pairs of set/reset and clock enable signals. One is exclusive to the input register, whereas the other is com-
mon for both the output and output enable registers. The clock (CLK) is common to all registers in a PIO, and the
polarity of the clock is controllable. The input, output, and the output enable registers can be configured as a latch
or D-type flip-flop. Each PIO is capable of generating an output enable signal, which in turn becomes a PIC output.
associated with
sysHSI blocks
Only for PICs
sysIO
sysIO
From sysHSI block
From sysHSI block
To sysHSI block
To sysHSI block
From routing
From routing
GSR
9
2
2
2
2
9
10
PIO0
PIO1
PIC
OE1 OE0
2
2
ispXPGA Family Data Sheet
To routing
To routing
To routing
To routing
associated with
sysHSI blocks
Only for PICs
Related parts for LFX125C-04FN516C1
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LFX125C-03FH516C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array Use LFX125C-03F516C
Manufacturer:
Lattice
Datasheet:
![LFX125C-04FH516C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array Use LFX125C-04F516C
Manufacturer:
Lattice
Datasheet:
![LFX125C-03FN256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 139K Gt ispJTAG 1.8V -3 Spd
Manufacturer:
Lattice
Datasheet:
![LFX125C-03FN516C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 139K Gt ispJTAG 1.8 V -3 Spd
Manufacturer:
Lattice
Datasheet:
![LFX125C-04FN516C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 139K Gt ispJTAG 1.8 V -4 Spd
Manufacturer:
Lattice
Datasheet:
![LFX125C-04FN256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 139K Gt ispJTAG 1.8V -4 Spd
Manufacturer:
Lattice
Datasheet:
![LFX125C-03FN516C1](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array
Manufacturer:
Lattice
Datasheet:
![LFX125C-03F516C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 139K 176 I/O ispJTAG
Manufacturer:
Lattice
![LFX125C-04F256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 139K Gates, 160 I/O, ispJTAG, 1.8V, -4 Speed
Manufacturer:
Lattice
Datasheet:
![LFX125C-03F256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 139K Gates, 160 I/O, ispJTAG, 1.8V, -3 Speed
Manufacturer:
Lattice
Datasheet:
![LFX125C-04F516C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 139K 176 I/O ispJTAG
Manufacturer:
Lattice
![GAL16V8D5LJ](/images/manufacturer_photos/0/3/382/lattice_semiconductor_corp__tmb.jpg)
Part Number:
Description:
IC PROGRAMMED LATTICE GAL 16V8
Manufacturer:
Lattice Semiconductor Corp.
Datasheet:
![GAL6002B-20LP](/images/manufacturer_photos/0/3/382/lattice_semiconductor_corp__tmb.jpg)
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
Lattice Semiconductor Corp.
Datasheet:
![GAL6001B-30LP](/images/manufacturer_photos/0/3/382/lattice_semiconductor_corp__tmb.jpg)
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
Lattice Semiconductor Corp.
Datasheet:
![GAL18V10B-15LP](/images/manufacturer_photos/0/3/382/lattice_semiconductor_corp__tmb.jpg)
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
Lattice Semiconductor Corp.
Datasheet: