1894K-40LF IDT, 1894K-40LF Datasheet - Page 5

no-image

1894K-40LF

Manufacturer Part Number
1894K-40LF
Description
Ethernet ICs 3.3V 10/100 PHY RMII
Manufacturer
IDT
Datasheet

Specifications of 1894K-40LF

Rohs
yes
Part # Aliases
ICS1894K-40LF
Strapping Options
Functional Description
The ICS1894-40 is an ethernet PHYceiver. During data
transmission, it accepts sequential nibbles/di-bits from the
MAC (Media Access Control), converts them into a serial bit
stream, encodes them, and transmits them over the medium
IDT® 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE
Number
ICS1894-40
10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE
Pin
16
17
18
38
19
12
40
39
21
20
22
23
24
26
27
28
32
1
1. IO/Ipu = Digital Input with internal 20k pull-up during power on reset/hardware reset; output pin otherwise.
2. IO/Ipd = Digital Input with internal 20k pull-down during power on reset/hardware reset; output pin otherwise.
3. If RXTRI/RXD1 pin is latched high during power on reset/hardware reset, P1/ISO/LED1 functions as RX real time
ANSEL/RXCLK
SPEED/TXCLK
isolation control input after latch and LED1 function will be disabled.
REGPIN/COL
AMDIX/RXD2
P1/ISO/LED1
RXTRI/RXD1
HWSW/CRS
FDPX/RXD0
NOD/RXER
RMII/RXDV
P3/RXD2
P4/LED2
P0/LED0
SI/LED4
SPEED
AMDIX
P2/INT
Name
LED3
Pin
Type
IN/Ipu
IO/Ipd
IO/Ipd
IO/Ipu
IO/Ipu
IO/Ipd
IO/Ipd
IO/Ipd
IO/Ipd
IO/Ipu
IO/Ipd
IO/Ipu
IO/Ipu
IO/Ipd
IO/Ipu
IO/Ipu
Pin
IO/
IO/
1
1 = AMDIX enable
0 = AMDIX disable
Hardware pin select enable. Active during power-on and hardware reset.
Full register access enable. Active during power-on and hardware reset.
1 = AMDIX enable
0 = AMDIX disable
The PHY address is set by P[4:0] at power-on reset. P0 and P1 must have external
pull-up or pull-down to set address at start up.
MII/SI mode select.
1=Realtime receiver isolation enable
0=RX output enable
1=Full duplex
0=Half duplex
Ignored if Auto negotiation is enabled
[1x]=RMII mode
[01]=SI mode (Serial interface mode)
[00]=MII mode
1=100M mode
0=10M mode
1=Enable auto negotiation
0=Disable auto negotiation
0=Node mode
1=repeater mode
1=100M mode
0=10M mode
Ignored if Auto negotiation is enabled
LED3 output
Active during power-on and hardware reset.
through an external isolation transformer. When receiving
data, the ICS1894-40 converts and decodes a serial bit
stream (acquired from an isolation transformer that
interfaces with the medium) into sequential nibbles/di-bits. It
subsequently presents these nibbles/di-bits to the MAC
Interface.
3
;
Pin Function
5
ICS1894-40
PHYCEIVER
REV K 022412

Related parts for 1894K-40LF