S9S08DZ60F2MLH Freescale Semiconductor, S9S08DZ60F2MLH Datasheet - Page 367

no-image

S9S08DZ60F2MLH

Manufacturer Part Number
S9S08DZ60F2MLH
Description
8-bit Microcontrollers - MCU M74K MASK ONLY-AUTO
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S9S08DZ60F2MLH

Rohs
yes
Core
HCS08
Processor Series
MC9S08DZ60
Data Bus Width
8 bit
Maximum Clock Frequency
40 MHz
Program Memory Size
60 KB
Data Ram Size
4 K
On-chip Adc
Yes
Operating Supply Voltage
2.7 V to 5.5 V
Operating Temperature Range
- 40 C to + 125 C
Package / Case
LQFP-64
Mounting Style
SMD/SMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S08DZ60F2MLH
Manufacturer:
Freescale
Quantity:
274
Part Number:
S9S08DZ60F2MLH
Manufacturer:
FREESCALE
Quantity:
5 928
Part Number:
S9S08DZ60F2MLH
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S9S08DZ60F2MLH
Manufacturer:
FREESCALE
Quantity:
5 928
Part Number:
S9S08DZ60F2MLH
Manufacturer:
QFP64
Quantity:
20 000
Part Number:
S9S08DZ60F2MLH
0
Company:
Part Number:
S9S08DZ60F2MLH
Quantity:
238
Part Number:
S9S08DZ60F2MLHR
Manufacturer:
FREESCALE
Quantity:
20 000
17.4.3.8
This register can be read any time, but may be written only if ARM = 0, except bits 4 and 5 are hard-wired
to 0s.
Freescale Semiconductor
Reset
TRG[3:0]
TRGSEL
BEGIN
Field
3:0
W
7
6
R
TRGSEL
Trigger Type — Controls whether the match outputs from comparators A and B are qualified with the opcode
tracking logic in the debug module. If TRGSEL is set, a match signal from comparator A or B must propagate
through the opcode tracking logic and a trigger event is only signalled to the FIFO logic if the opcode at the match
address is actually executed.
0 Trigger on access to compare address (force)
1 Trigger if opcode at compare address is executed (tag)
Begin/End Trigger Select — Controls whether the FIFO starts filling at a trigger or fills in a circular manner until
a trigger ends the capture of information. In event-only trigger modes, this bit is ignored and all debug runs are
assumed to be begin traces.
0 Data stored in FIFO until trigger (end trace)
1 Trigger initiates data storage (begin trace)
Select Trigger Mode — Selects one of nine triggering modes, as described below.
0000 A-only
0001 A OR B
0010 A Then B
0011 Event-only B (store data)
0100 A then event-only B (store data)
0101 A AND B data (full mode)
0110 A AND NOT B data (full mode)
0111 Inside range: A ≤ address ≤ B
1000 Outside range: address < A or address > B
1001 – 1111 (No trigger)
0
7
Debug Trigger Register (DBGT)
= Unimplemented or Reserved
BEGIN
0
6
Table 17-5. DBGT Register Field Descriptions
Figure 17-8. Debug Trigger Register (DBGT)
MC9S08DZ60 Series Data Sheet, Rev. 4
0
0
5
0
0
4
Description
TRG3
0
3
TRG2
0
2
Chapter 17 Development Support
TRG1
1
0
TRG0
0
0
367

Related parts for S9S08DZ60F2MLH