74HCT573DB-T NXP Semiconductors, 74HCT573DB-T Datasheet - Page 9
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
74HCT573DB-T
Manufacturer Part Number
74HCT573DB-T
Description
Latches OCTAL D-TYPE TRANS LATCH 3-S
Manufacturer
NXP Semiconductors
Datasheet
1.74HCT573DB-T.pdf
(21 pages)
Specifications of 74HCT573DB-T
Product Category
Latches
Rohs
yes
Number Of Circuits
8
Logic Type
TTL
Logic Family
HCT
Polarity
Non-Inverting
Number Of Output Lines
8
High Level Output Current
- 6 mA
Propagation Delay Time
17 ns
Supply Voltage - Max
5.5 V
Supply Voltage - Min
4.5 V
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 40 C
Package / Case
SSOP-20
Mounting Style
SMD/SMT
Number Of Input Lines
8
Factory Pack Quantity
1000
Part # Aliases
74HCT573DB,118
NXP Semiconductors
Table 7.
Voltages are referenced to GND (ground = 0 V); C
[1]
[2]
[3]
[4]
[5]
74HC_HCT573
Product data sheet
Symbol Parameter
For type 74HCT573
t
t
t
t
t
t
t
t
C
pd
pd
en
dis
t
W
su
h
PD
t
t
t
t
C
P
f
f
C
V
N = number of inputs switching;
(C
pd
en
dis
t
i
o
D
CC
PD
= input frequency in MHz;
L
is the same as t
= output frequency in MHz;
is the same as t
is the same as t
= output load capacitance in pF;
= C
is the same as t
L
is used to determine the dynamic power dissipation (P
= supply voltage in V;
V
propagation
delay
propagation
delay
enable time
disable time OE to Qn; see
transition
time
pulse width
set-up time
hold time
power
dissipation
capacitance
PD
Dynamic characteristics
CC
V
2
f
CC
o
2
) = sum of outputs.
f
THL
PLH
PZH
PLZ
i
N + (C
and t
Conditions
Dn to Qn; see
LE to Qn; see
OE to Qn; see
Qn; see
LE HIGH; see
Dn to LE; see
Dn to LE; see
C
V
and t
and t
and t
I
L
V
V
V
V
V
V
V
V
V
V
= GND to V
= 50 pF; f = 1 MHz;
TLH
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
PHL
PZL
PHZ
.
= 4.5 V
= 5 V; C
= 4.5 V
= 5 V; C
= 4.5 V
= 4.5 V
= 4.5 V
= 4.5 V
= 4.5 V
= 4.5 V
L
.
.
.
Figure 7
V
CC
2
…continued
CC
Figure 10
Figure 10
Figure 8
Figure 7
Figure 8
Figure 9
Figure 9
L
L
f
= 15 pF
= 15 pF
o
All information provided in this document is subject to legal disclaimers.
) where:
L
Rev. 5 — 15 August 2012
= 50 pF unless otherwise specified; for test circuit see
[1]
[1]
[2]
[3]
[4]
[5]
D
Min
in W).
16
13
9
-
-
-
-
-
-
-
-
25 C
Typ
20
17
18
15
17
18
26
5
5
7
4
Max
35
35
30
30
12
-
-
-
-
-
-
74HC573; 74HCT573
40 C to +85 C 40 C to +125 C Unit
Octal D-type transparent latch; 3-state
Min
20
16
11
-
-
-
-
-
-
-
-
Max
44
44
38
38
15
-
-
-
-
-
-
Min
24
20
15
-
-
-
-
-
-
-
-
© NXP B.V. 2012. All rights reserved.
Figure
Max
53
53
45
45
18
-
-
-
-
-
-
11.
9 of 21
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
pF