72V275L15TFI IDT, 72V275L15TFI Datasheet

Page 1

... LOGIC PRS IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc. COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES ©2009 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. ...

Page 2

... IDT Standard mode, the first word written to an empty FIFO will not appear on the data output lines unless a specific read operation is performed. A read operation, which consists of activating REN and enabling a rising RCLK edge, will shift the word from internal memory to the data output lines. ...

Page 3

... TM During Master Reset (MRS) the following events occur: The read and write pointers are set to the first location of the FIFO. The FWFT pin selects IDT Standard mode or FWFT mode. The LD pin selects either a partial flag default setting of 127 with parallel programming or a partial flag default setting of 1,023 with serial programming ...

Page 4

... FIFO memory is full. In the FWFT mode, the IR function is selected. IR indicates whether or not there is space available for writing to the FIFO memory. In the IDT Standard mode, the EF function is selected. EF indicates whether or O not the FIFO memory is empty. In FWFT mode, the OR function is selected. ...

Page 5

... IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO 32,768 x 18 and 65,536 x 18 ABSOLUTE MAXIMUM RATINGS Symbol Rating V Terminal Voltage TERM with respect to GND T Storage STG Temperature I DC Output Current OUT NOTE: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied ...

Page 6

... SKEW3 for EF/OR NOTES: 1. All AC timings apply to both Standard IDT mode and First Word Fall Through mode. 2 Industrial Temperature Range Product for the 15ns speed grade is available as a standard device. 3. Pulse widths less than minimum values are not allowed. 4. Values guaranteed by design, not currently tested. ...

Page 7

... This mode uses the Empty Flag (EF) to indicate whether or not there are any words present in the FIFO. It also uses the Full Flag function (FF) to indicate whether or not the FIFO has any free space for writing. In IDT Standard mode, every word read from the FIFO, including the first, must be requested using the Read Enable (REN) and RCLK ...

Page 8

... Figure 4, Programmable Flag Offset Programming Sequence, summa- rizes the control pins and sequence for both serial and parallel programming modes. For a more detailed description, see discussion that follows. TABLE 1. STATUS FLAGS FOR IDT STANDARD MODE Number of (n+1) to 16,384 Words in ...

Page 9

... NOTES: 1. The programming method can only be selected at Master Reset. 2. Parallel reading of the offset registers is always permitted regardless of which programming method has been selected. 3. The programming sequence applies to both IDT Standard and FWFT modes. Figure 4. Programmable Flag Offset Programming Sequence ...

Page 10

... IDT72V275 and D = 65,536 for the IDT72V285. In FWFT mode 32,769 for the IDT72V275 and D= 65,537 for the IDT72V285. If IDT Standard mode is selected, the FIFO will mark the beginning of the Retransmit setup by setting EF LOW. The change in level will only be noticeable input pins. Programming PAE if EF was HIGH before setup ...

Page 11

... HF goes HIGH. Whichever mode is active at the time of Partial Reset, IDT Standard mode or First Word Fall Through, that mode will remain selected. If the IDT Standard mode is active, then FF will go HIGH and EF will go LOW. If the First Word Fall Through mode is active, then OR will go HIGH, and IR will go LOW. ...

Page 12

... IR goes HIGH, inhibiting further write operations reads are performed after a reset (either MRS or PRS), IR will go HIGH after D writes to the FIFO (D = 32,769 for the IDT72V275 and 65,537 for the IDT72V285) See Figure 9, Write Timing (FWFT Mode), for the relevant timing information ...

Page 13

... In IDT Standard mode reads are performed after reset (MRS), PAF will go LOW after ( words are written to the FIFO. The PAF will go LOW after (32,768-m) writes for the IDT72V275 and (65,536-m) writes for the IDT72V285. The offset “m” is the full offset value. ...

Page 14

... IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO 32,768 x 18 and 65,536 x 18 MRS REN WEN t FWFT FWFT/ SEN EF/OR FF/IR PAE PAF RSS t RSS t RSS t RSS t RSS If FWFT = HIGH HIGH t RSF If FWFT = LOW LOW t If FWFT = LOW HIGH RSF If FWFT = HIGH LOW ...

Page 15

... IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO 32,768 x 18 and 65,536 x 18 PRS REN WEN RT SEN EF/OR FF/IR PAE PAF RSS t RSS t RSS t RSS t RSF t RSF t RSF t RSF t RSF Figure 6. Partial Reset Timing 15 COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES t RSR t RSR If FWFT = HIGH HIGH ...

Page 16

... WCLK edge and a rising RCLK edge to guarantee that EF will go HIGH (after one RCLK cycle plus SKEW3 of WCLK and the rising edge of RCLK is less than HIGH. 3. First word latency: 60ns + t + 1*T . REF RCLK Figure 8. Read Cycle, Empty Flag and First Data Word Latency Timing (IDT Standard Mode CLK t CLKH t CLKL 2 t ...

Page 17

... IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO 32,768 x 18 and 65,536 COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES ...

Page 18

... IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO 32,768 x 18 and 65,536 COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES ...

Page 19

... EF goes HIGH at 60ns + 1 RCLK cycle + t . REF x+1 t SKEW2 ENH t REF PAF = second word written to the FIFO after Master Reset. 2 Figure 11. Retransmit Timing (IDT Standard Mode) 19 COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES 2 t ENS (5) t REF t PAE t ENH t A ...

Page 20

... OR goes LOW at 60ns + 2 RCLK cycles + t REF WCLK t ENS SEN t LDS BIT 0 SI NOTE for the IDT72V275 and for the IDT72V285. Figure 13. Serial Loading of Programmable Flag Registers (IDT Standard and FWFT Modes x+1 t SKEW2 ENH t REF ...

Page 21

... PAF offset . maximum FIFO depth. In IDT Standard mode 32,768 for the IDT72V275 and 65,536 for the IDT72V285. In FWFT mode 32,769 for the IDT72V275 and 65,537 for the IDT72V285. is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that PAF will go HIGH (after one WCLK cycle plus t 3 ...

Page 22

... REN NOTES: 1. For IDT Standard mode maximum FIFO depth 32,768 for the IDT72V275 and 65,536 for the IDT72V285. 2. For FWFT mode maximum FIFO depth 32,769 for the IDT72V275 and 65,537 for the IDT72V285. Figure 18. Half-Full Flag Timing (IDT Standard and FWFT Modes) ...

Page 23

... Use an AND gate in IDT Standard mode gate in FWFT mode not connect any output control signals directly together. 3. FIFO #1 and FIFO #2 must be the same depth, but may be different word widths. Figure 19. Block Diagram of 32,768 x 36 and 65,536 x 36 Width Expansion ...

Page 24

... IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFO 32,768 x 18 and 65,536 x 18 FWFT/SI • FWFT/SI WRITE CLOCK WCLK WRITE ENABLE WEN IDT INPUT READY IR 72V275 72V285 n DATA IN Dn Figure 20. Block Diagram of 65,536 x 18 and 131,072 x 18 Depth Expansion For a full expansion configuration, the amount of time it takes for IR of the first ...

Page 25

... Thin Plastic Quad Flatpack (TQFP, PN64-1) Slim Thin Quad Flatpack (STQFP, PP64-1) Commercial Only Clock Cycle Time (t Com'l & Ind'l Speed in Nanoseconds Commercial Only Low Power 32,768 x 18 3.3V — SuperSyncFIFO 65,635 x 18 3.3V — SuperSyncFIFO 4512 drw 24 for Tech Support: 408-360-1753 email: FIFOhelp@idt.com ) CLK ...