74ACT109MTC_Q Fairchild Semiconductor, 74ACT109MTC_Q Datasheet - Page 2
![no-image](/images/manufacturer_photos/0/2/252/fairchild_semiconductor_sml.jpg)
74ACT109MTC_Q
Manufacturer Part Number
74ACT109MTC_Q
Description
Flip Flops Dual J-K Flip-Flop
Manufacturer
Fairchild Semiconductor
Datasheet
1.74AC109PC_Q.pdf
(12 pages)
Specifications of 74ACT109MTC_Q
Number Of Circuits
2
Logic Family
74ACT
Logic Type
D-Type Flip-Flop
Polarity
Inverting/Non-Inverting
Input Type
Single-Ended
Output Type
Differential
Propagation Delay Time
11 ns
High Level Output Current
- 24 mA
Low Level Output Current
24 mA
Supply Voltage - Max
5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
TSSOP-16
Minimum Operating Temperature
- 40 C
Number Of Input Lines
2
Number Of Output Lines
1
Supply Voltage - Min
4.5 V
©1988 Fairchild Semiconductor Corporation
74AC109, 74ACT109 Rev. 1.5
Logic Symbols
Truth Table
Each half.
Logic Diagram
One half shown.
Please note that this diagram is provided only for the understanding of logic operations and should not be used to
estimate propagation delays.
H = HIGH Voltage Level
X = Immaterial
Q
L = LOW Voltage Level
0
(Q
= LOW-to-HIGH Transition
S
0
H
H
H
H
H
H
L
L
) = Previous Q
D
C
H
H
H
H
H
H
L
L
D
0
(Q
0
Inputs
) before LOW-to-HIGH Transition of Clock
CP
X
X
X
L
IEEE/IEC
2
X
X
X
H
H
X
J
L
L
K
X
X
X
H
H
X
L
L
Q
Q
Q
H
H
H
L
L
0
0
Outputs
Toggle
Q
Q
Q
H
H
H
L
L
0
0
www.fairchildsemi.com