XRT83SL38ES Exar, XRT83SL38ES Datasheet - Page 58

• Manufacturer Part Number: XRT83SL38ES
• Description: Peripheral Drivers & Components - PCIs 8 CHT1/E1LIUSH
• Manufacturer: Exar

Specifications of XRT83SL38ES

• Product Category: Peripheral Drivers & Components - PCIs
• Rohs: yes

XRT83SL38
OCTAL T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
R
EGISTER
00000011
00010011
00100011
01000011
01010011
00110011
01100011
01110011
B
D7
D6
D5
IT
A
#
DDRESS
C
C
C
C
C
C
C
C
C
NLCDE1_n
NLCDE0_n
CODES_n
HANNEL
HANNEL
HANNEL
HANNEL
HANNEL
HANNEL
HANNEL
HANNEL
HANNEL
N
AME
T
ABLE
_n
_0
_1
_2
_3
_4
_5
_6
_7
22: M
Network Loop Code Detection Enable Bit 1:
This bit together with NLCDE0_n control the Loop-Code detec-
tion of each channel.
When NLCDE1 =”0” and NLCDE0 = “1” or NLCDE1 = “1” and
NLCDE0 = “0”, the chip is manually programmed to monitor
the receive data for the Loop-Up or Loop-Down code respec-
tively.When the presence of the “00001” or “001” pattern is
detected for more than 5 seconds, the status of the NLCD bit is
set to “1” and if the NLCD interrupt is enabled, an interrupt is
initiated.The Host has the option to control the Loop-Back
function manually.
Setting the NLCDE1 = “1” and NLCDE0 = “1” enables the
Automatic Loop-Code detection and Remote Loop-Back acti-
vation mode. As this mode is initiated, the state of the NLCD
interface bit is reset to “0” and the chip is programmed to mon-
itor the receive data for the Loop-Up code. If the “00001” pat-
tern is detected for longer than 5 seconds, the NLCD bit is set
“1”, Remote Loop-Back is activated and the chip is automati-
cally programmed to monitor the receive data for the Loop-
Down code. The NLCD bit stays set even after the chip stops
receiving the Loop-Up code. The Remote Loop-Back condition
is removed when the chip receives the Loop-Down code for
more than 5 seconds or if the Automatic Loop-Code detection
mode is terminated.
Network Loop Code Detection Enable Bit 0:
See description of D7 for function of this bit.
Encoding and Decoding Select:
Writing a “0” to this bits selects HDB3 or B8ZS encoding and
decoding for channel number n. Writing “1” selects an AMI
coding scheme. This bit is only active when single rail mode is
selected.
NLCDE1
ICROPROCESSOR
0
0
1
1
NLCDE0
56
0
1
0
1
R
EGISTER
F
UNCTION
Disable Loop-code
detection
Detect Loop-Up code
in receive data
Detect Loop-Down
code in receive data
Automatic Loop-Code
detection
#3, B
Function
IT
D
ESCRIPTION
R
EGISTER
T
R/W
R/W
R/W
YPE
REV. 1.0.2
R
V
ALUE
ESET
0
0
0