24LC024H-I/MS Microchip Technology, 24LC024H-I/MS Datasheet - Page 14

• Manufacturer Part Number: 24LC024H-I/MS
• Description: IC EEPROM 2KBIT 400KHZ 8MSOP
• Manufacturer: Microchip Technology

Specifications of 24LC024H-I/MS

• Memory Size: 2K (256 x 8)
• Package / Case: 8-MSOP, Micro8™, 8-uMAX, 8-uSOP,
• Format - Memory: EEPROMs - Serial
• Memory Type: EEPROM
• Speed: 400kHz
• Interface: I²C, 2-Wire Serial
• Voltage - Supply: 2.5 V ~ 5.5 V
• Operating Temperature: -40°C ~ 85°C
• Organization: 256 K x 8
• Interface Type: I2C
• Maximum Clock Frequency: 1 MHz
• Access Time: 400 ns
• Supply Voltage (max): 5.5 V
• Supply Voltage (min): 2.5 V
• Maximum Operating Current: 3 mA
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• Operating Supply Voltage: 3.3 V, 5 V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

24AAXX/24LCXX/24FCXX
5.7
A control byte is the first byte received following the
Start condition from the master device (Figure 5-4).
The control byte begins with a 4-bit control code. For
the 24XX, this is set as ‘
operations. The next three bits of the control byte are
the Chip Select bits (A2, A1, A0). The Chip Select bits
allow the use of up to eight 24XX devices on the same
bus and are used to select which device is accessed.
The Chip Select bits in the control byte must corre-
spond to the logic levels on the corresponding A2, A1
and A0 pins for the device to respond. These bits are,
in effect, the three Most Significant bits of the word
address.
For 24XX128 and 24XX256 in the MSOP package, the
A0 and A1 pins are not connected. During device
addressing, the A0 and A1 Chip Select bits (Figure 5-4)
should be set to ‘0’. Only two 24XX128 or 24XX256
MSOP packages can be connected to the same bus.
The last bit of the control byte defines the operation to
be performed. When set to a ‘1’, a read operation is
selected. When set to a ‘0’, a write operation is
selected.
FIGURE 5-4:
DS21930C-page 14
24XX1025
* Chip Select bits A1 and A0 must be set to ‘0’ for 24XX128/256 devices in the MSOP package.
24XX128
24XX256
24XX512
x = “don’t care” bit
24XX024/025
24XX32
24XX64
Start bit
24C01C
24C02C
Device Addressing For Devices
With Functional Address Pins
S
S
S
S
S
S
Control Code
1
1
1
1
1
1
S
S
S
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
Control Byte
CONTROL AND ADDRESS BYTE ASSIGNMENTS FOR
DEVICES WITH ADDRESS PINS
1010’
0 A2 A1 A0 R/W ACK
0 A2 A1 A0 R/W ACK
0 A2 A1 A0 R/W ACK
0 A2 A1 A0 R/W ACK
0 A2 A1 A0 R/W ACK
0 B0 A1 A0 R/W ACK
Chip Select bits*
0
0
0
(Read = 1, Write = 0)
1
1
1
binary for read and write
Control Byte
Read/Write bit
0
0
0
A2
A2
A2
A1
A1
A1
Acknowledge
A0
A0
A0
bit
x
x
x
x
A15 A14 A13 A12 A11 A10 A9 A8
A15 A14 A13 A12 A11 A10 A9 A8
R/W
R/W
R/W
A14 A13 A12 A11 A10 A9 A8
x
x
x
ACK
ACK
ACK
A13 A12 A11 A10 A9 A8
Address High Byte
x
x
For
24XX1025), the next two bytes received define the
address of the first data byte. Depending on the prod-
uct density, not all bits in the address high byte are
used. A15, A14, A13 and A12 are “don’t care” for
24XX32. A15, A14 and A13 are “don’t care” for
24XX64. A15 and A14 are “don’t care” for 24XX128.
A15 is “don’t care” for 24XX256. All address bits are
used for the 24XX512 and 24XX1025. The upper
address bits are transferred first, followed by the Less
Significant bits.
Following the Start condition, the 24XX monitors the
SDA bus. Upon receiving a ‘
device select bits and the R/W bit, the slave device out-
puts an Acknowledge signal on the SDA line. The
address byte(s) follow the acknowledge.
The 24XX1025 has an internal address boundary
limitation that is divided into two segments of 512 Kbits.
Block select bit ‘B0’ is used to control access to each
segment. Contiguous writes cannot be performed
across this boundary.
A12 A11 A10 A9 A8
x
higher
A11 A10 A9 A8
x
A7
A7
density
A6
.
.
Address Byte
.
.
.
© 2007 Microchip Technology Inc.
devices
.
.
.
A7
A7
A7
A7
A7
A7
1010’
.
.
.
Address Low Byte
.
.
.
.
.
.
.
.
.
(24XX32
.
.
.
.
.
.
code, appropriate
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
A0
A0
A0
.
.
.
.
.
.
.
.
.
.
.
.
through
A0
A0
A0
A0
A0
A0