MC35XS3500DHFKR2 Freescale Semiconductor, MC35XS3500DHFKR2 Datasheet
MC35XS3500DHFKR2
Specifications of MC35XS3500DHFKR2
Related parts for MC35XS3500DHFKR2
MC35XS3500DHFKR2 Summary of contents
Page 1
... External smart power switch control including current recopy MCU Figure 1. 35XS3500 Simplified Application Diagram Freescale Semiconductor, Inc. reserves the right to change the detail specifications, as may be required, to permit improvements in the design of its products. © Freescale Semiconductor, Inc., 2010-2012. All rights reserved. ...
Page 2
... DEVICE VARIATIONS Table 1. MC35XS3500 Device Variations Part Number Package MC35XS3500HFK 24 PQFN MC35XS3500DHFK 35XS3500 2 DEVICE VARIATIONS Temp. Initial release -40 to 125 °C D version is more robust against V Comment interrupt BAT Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 3
... CLOCK LIMP STOP FLASHER IGN RST R DWN Over-temperature Prewarning CSNS Figure 2. 35XS3500 Simplified Internal Block Diagram Analog Integrated Circuit Device Data Freescale Semiconductor INTERNAL BLOCK DIAGRAM VBAT OV/UV/POR failure Internal detections Regulator drain/gate clamp Logic LED Control Open Load Detection ...
Page 4
... Chip Select starts a SPI transaction. The transaction is signaled as completed when (Active Low) this signal returns high. This pin has a passive internal pull-up resistance CSNS 23 GND 22 OUT1 21 OUT2 section beginning on page 22. Definition Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 5
... Output Notes 1. The pins 14, 17, and 23 must be shorted on the board. Analog Integrated Circuit Device Data Freescale Semiconductor Functional Description Formal Name This input pin is connected to the master microcontroller providing the SPI Clock Input required bit shift clock for SPI communication. This pin has a passive internal pull-down resistance ...
Page 6
... ± 2000 ± 8000 ± 750 ± 500 ° 125 - 40 to 150 Note 4 ° 150 °C 1.0 C/W = 1500 ) and the Charge Device = 100 pF, R ZAP Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 7
... Valid for the following input voltage range: VCC = -0 Please refer to Loss of VBAT section for more details. Analog Integrated Circuit Device Data Freescale Semiconductor STATIC ELECTRICAL CHARACTERISTICS 5.5 V, 7.0 V V -40C BAT = 25C under nominal conditions, unless otherwise noted. ...
Page 8
... Typ Max – 0.2 0.4 - 1.0 0.0 1.0 - 5.0 0.0 1 0.0 1.0 - 1.0 0.0 1.0 5.0 6.0 7.0 – 0 2.0 – – - -6.0 - 6.0 -6.0 – 6.0 – ± 280 ± 400 65 – – 40 – – Analog Integrated Circuit Device Data Freescale Semiconductor Unit V A A V ppm/ ° ...
Page 9
... Based on statistical analysis covering 99.74% of parts. 13. Output current value computed after leakage current removal (open load condition) Analog Integrated Circuit Device Data Freescale Semiconductor 5.5 V, 7.0 V V -40C BAT = 25C under nominal conditions, unless otherwise noted. ...
Page 10
... A 30.2 36.0 41.8 29.4 35.0 40.6 28.3 33.8 39.3 12.3 15.4 18.5 A 5.7 7.2 8.9 A 0.05 0 – 6.0 – A – 1.6 – A 350 – – m Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 11
... OLLED1, bit data is set to [1] 18. For a typical value FSR, CSNS = Analog Integrated Circuit Device Data Freescale Semiconductor 5.5 V, 7.0 V V -40C BAT = 25C under nominal conditions, unless otherwise noted. A Symbol 5.0 mA. If the range is exceeded, no current clamp and the precision is not guaranteed. ...
Page 12
... A 30.2 36.0 41.8 29.4 35.0 40.6 28.3 33.8 39.3 12.3 15.4 18.5 A 5.7 7.2 8.9 A 0.05 0 – 6.0 – A – 1.6 – A 350 – – m . BAT Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 13
... OLLED3, bit data is set to [0] 27. OLLED3, bit data is set to [1] 28. For a typical value FSR, CSNS = Analog Integrated Circuit Device Data Freescale Semiconductor 5.5 V, 7.0 V V -40C BAT = 25C under nominal conditions, unless otherwise noted. A Symbol R 2 ° ...
Page 14
... A 30.2 36.0 41.8 29.4 35.0 40.6 28.3 33.8 39.3 12.3 15.4 18.5 A 5.7 7.2 8.9 A 0.05 0 – 6.0 – A – 1.6 – A 350 m . BAT Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 15
... OLLED3, bit data is set to [0] 37. OLLED3, bit data is set to [1] 38. For a typical value FSR, CSNS = Analog Integrated Circuit Device Data Freescale Semiconductor 5.5 V, 7.0 V V -40C BAT = 25C under nominal conditions, unless otherwise noted. A Symbol R 2 ° ...
Page 16
... DT_ACC_CAL Analog Integrated Circuit Device Data 125C, unless otherwise noted. A Min Typ Max Unit 0.8 – – – 0.2 0.4 V – 5.0 – mA 5.3 – 7 0.0 – 0.4 A - 1.0 – 5.0 - 1.0 – 1.0 920 1025 1140 mV 10.9 11.3 11.7 mV/ °C -15 – 15 °C -5.0 – 5.0 °C Freescale Semiconductor ...
Page 17
... DLY(ON) DLY(OFF) = 240 Hz, with 50 °C BAT PWM PWM Notes 40. Not production tested. Analog Integrated Circuit Device Data Freescale Semiconductor V 5.5 V, 7.0 V V -40C CC BAT = 25C under nominal conditions, unless otherwise noted. A ...
Page 18
... Unit 30 – 400 Hz 7.68 – 51.2 kHz 4.0 – 5.5 – 5.5 – – 100 ms s – 7.0 30 s 0.8 1.25 2.0 7.0 10 13.5 ms 52.5 75 97.5 ms 52.5 75 97.5 ms 3.5 5.0 6.5 ms 7.0 10.0 13.0 ms 105 150 195 ms 1.4 2.3 3.0 s 1.4 2.3 3.0 s 1.4 2.3 3.0 s 1.0 2.0 4.0 kHz 100 200 400 kHz Table 9, Serial Input Address Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 19
... Time required for output status data to be available for use at SO. 1.0 kon pull-up on 50. Time required for output status data to be terminated at SO. 1.0 kon pull-up on 51. Time required to obtain valid data out from SO following the rise of SCLK. Analog Integrated Circuit Device Data Freescale Semiconductor V 5.5 V, 7.0 V ...
Page 20
... TCSB VIH 90 0.7VDD CC IH VIL Tlag LAG VIH V IH VIL TfSI FSI VIH V IH Don’t Care Valid V VIL IL VOH V OH VOL V OL VOH V OH VOL VOH OH VOL V OL Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 21
... DLY(ON) I CSNS t CSNS(VAL) V FETOUT t CSNS(SYNC) High logic level Low logic level Analog Integrated Circuit Device Data Freescale Semiconductor t t DLY(OFF) DLY(ON Figure 6. Output Slew Rate and Time Delays t CSNS(SET) Figure 7. Current Sensing Time Delays ELECTRICAL CHARACTERISTICS TIMING DIAGRAMS Time ...
Page 22
... If RST=0, this pin reports the wake-up event for wake=1 when VBAT and VCC are in operational voltage range. 0° 90° 180° 270° 0° 0° 90° 180° 270° 0° ), the PWM Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 23
... An external capacitor is connected between this pin and the VBAT pin used as a tank for the internal charge pump. Its typical value is 100 nF ± 20 maximum. Analog Integrated Circuit Device Data Freescale Semiconductor FETOUT Output (FETOUT) This output pin is used to control an external MOSFET (OUT6). ...
Page 24
... The STOP input wakes the device. It also controls the Fail mode activation. The signal is “high active“, meaning the component is active in case of a logic high at the input OD4 OD3 OD2 OD1 OD0 device. device Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 25
... The SPI reports NM=1 in this mode. Output 1 Output 2 Tail Light License Light IGN Pin OFF Analog Integrated Circuit Device Data Freescale Semiconductor OPERATIONAL MODES The following figure describes the PWM, outputs and over- current behavior in Normal mode. D7 bit D0-D6 bits Output Table 18) ...
Page 26
... Figure 10 describes the wake-up block diagram. POWER OFF MODE The 35XS3500 is in Power OFF mode when the battery voltage is below V BATPOR[1,2] please refer to Loss of VBAT Analog Integrated Circuit Device Data thresholds. For more details, paragraph. Freescale Semiconductor ...
Page 27
... V V BAT < BATPOR[1,2] Fail Notes: * only available in case of V fail condition CC wake=(RST=1) OR (IGN_ON=1) OR (Flasher_ON=1) OR (Stop_ON=1) fail=(V _fail=1) OR (SPI_fail=1) OR (ext_limp=1) CC Analog Integrated Circuit Device Data Freescale Semiconductor Sleep V V BAT < BATPOR[1, BAT > BATPOR[1,2] V BAT < Power OFF (fail=0) and (wake=1) (fail=1) and (wake=1) Figure 10 ...
Page 28
... Fault management VCC fail SPI fail External Limp OR 1.4 sec min Figure 11. Wake-up Block Diagram wake VBAT VCC Internal regulator Dig2.5V Oscillator PWM freq detector SPI registers PWM module OR reset Fail VCC CLOCK Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 29
... X 0 Note: testmode address used only by FSL is D[15:11]=01111 with RST voltage higher than 8.0 V typ. ADDRESS 00000 — Initialization Analog Integrated Circuit Device Data Freescale Semiconductor LOGIC COMMANDS AND REGISTERS Table 8. SI Message Bit Assignment Bit Sig SI Msg Bit MSB ...
Page 30
... D7 at logic [0]. This register allows the master to t WDTO MUX2 MUX1 MUX0 SOA1 SOA0 13. The NO_OCHI bit per output PWM Phase 00 0° 01 90° 10 180° 11 270° Analog Integrated Circuit Device Data Freescale Semiconductor D0 ...
Page 31
... Analog Integrated Circuit Device Data Freescale Semiconductor new message data is clocked into the SI pin. The first 16 bits of data clocking out of the SO, and following a CS transition, is dependant upon the previously written SPI word (SOA1 and SOA0 defined in the last SPI initialization word). ...
Page 32
... OVL3 OL2 OVL2 OL1 OD5 OD4 OD3 OD2 OD1 OC3 OTS3 OC2 OTS2 OC1 OD5 OD4 OD3 OD2 OD1 RC STOP FLASH IGN pin pin ER_ON ER pin Analog Integrated Circuit Device Data Freescale Semiconductor OD0 OVL1 OD0 OTS1 OD0 CLOCK fail ...
Page 33
... The SPI fault report (OTS bit) is removed after a read operation. Over-current detections The 35XS3500 provides intelligent over-current shutdown (see Figure 12) in order to protect the internal power Analog Integrated Circuit Device Data Freescale Semiconductor Table 16. Output Status OD10 OD9 OD8 OD7 OD6 NM ...
Page 34
... In case of open load condition, the positive transient pulses (ISO 7637 pulse 2 and inductive battery line) shall be handled by the application. Figures 13 and 14 describe the faults management in Normal mode and Fail mode. Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 35
... ON 1 (NO_OCHI=0) t >t without fault and (rewrite D7=1) and (NO_OCHI= Figure 13. Faults Management in Normal Mode (for OUT[1:5] only) Analog Integrated Circuit Device Data Freescale Semiconductor without fault OCHI1 t <t ON >t ) and (rewrite D7=1) without fault 2 D7=0 then 1 without fault and (NO_OCHI=1) ...
Page 36
... With a calibration strategy, the output current sensing precision can be improved significantly. One calibration point (OT=1) (t>t ) and (autorestart=0) OCHI2 OCLO out: external (OCLO=1) or (UV=1) < R < 5.0 k . Typical value is 1.0 k CSNS ) and is only enabled 2 Analog Integrated Circuit Device Data Freescale Semiconductor for ...
Page 37
... Board tem perature (°C) Figure 16. Analog Temperature Precision Analog Integrated Circuit Device Data Freescale Semiconductor The board temperature feedback is not active in Fail mode. With a calibration strategy, the temperature monitoring precision can be improved. So, one calibration point at 25 °C allows removing part to part contribution, as presented in Figure 17 ...
Page 38
... AND V CC BAT and V supplies are disconnected (or BAT CC and V ) < BAT BATPOR1 Table 17. Signal Check Strategy LIMP Debounce for 10 ms Frequency range (bandpass filter) WD, D10 bit internal toggle CS) Analog Integrated Circuit Device Data Freescale Semiconductor BAT CC ), all SPI ...
Page 39
... WD Bit D10 75ms window watchdog Analog Integrated Circuit Device Data Freescale Semiconductor 1 timeout 75ms window watchdog Figure 18. Watchdog Window FUNCTIONAL DEVICE OPERATION LOGIC COMMANDS AND REGISTERS 0 D10 is toggled after the window watch- Fail Mode activation 35XS3500 39 ...
Page 40
... CSNS CSNS Microcontroller Watchdog (5.0V) (5.0V) Ignition Figure 19. Typical Application CP 10XS3535 100nF VBAT Smart Corner Light Switch (Front Right) VCC 100nF CP 35XS3500 VBAT Smart Corner Light Switch (Rear Right) VCC Flasher Stop Light V BAT Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 41
... EMC & EMI PERFORMANCES The 35XS3500 will be compliant to CISPR25 Class5 in Standby mode with 22 nF decoupling capacitor on OUT[1:5]. Analog Integrated Circuit Device Data Freescale Semiconductor TYPICAL APPLICATIONS 35XS3500 41 ...
Page 42
... For the most current package revision, visit www.freescale.com and perform a keyword search using the 98ART10511D listed below. Dimension shown are provided for reference ONLY. 35XS3500 42 PACKAGING PACKAGING DIMENSIONS FK SUFFIX 24-PIN PQFN 98ART10511D ISSUE 0 Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 43
... Analog Integrated Circuit Device Data Freescale Semiconductor FK SUFFIX 24-PIN PQFN 98ART10511D ISSUE 0 PACKAGING PACKAGING DIMENSIONS 35XS3500 43 ...
Page 44
... PACKAGING PACKAGING DIMENSIONS 35XS3500 44 FK SUFFIX 24-PIN PQFN 98ART10511D ISSUE 0 Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 45
... Analog Integrated Circuit Device Data Freescale Semiconductor FK SUFFIX 24-PIN PQFN 98ART10511D ISSUE 0 PACKAGING PACKAGING DIMENSIONS 35XS3500 45 ...
Page 46
... Output current value computed after leakage current removal (open load condition) Table 12 and Table 15 (4) t parameter in UV was previously in the nominal voltage range for at least 35 sec” to Loss of V BAT (13) to Table 3. (13) to Table 3. to Table 5, Dynamic Electrical Characteristics BAT Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 47
... Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior, ColdFire, C-Ware, Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ, Qorivva, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, MagniV, MXC, Platform in a Package, Processor expert, QorIQ Qonverge, QUICC Engine, Ready Play, SMARTMOS, TurboLink, Vybrid, and Xtrinsic are trademarks of Freescale Semiconductor, Inc ...