25AA1024-I/SM Microchip Technology, 25AA1024-I/SM Datasheet

Page 1

... Temp. Ranges 256 Byte I Description: The Microchip Technology Inc. 25AA1024 is a 1024 Kbit serial EEPROM memory with byte-level and page- level serial EEPROM functions. It also features Page, Sector and Chip erase functions typically associated with Flash-based products. These functions are not required for byte or page write operations ...

Page 2

... ELECTRICAL CHARACTERISTICS (†) Absolute Maximum Ratings V .............................................................................................................................................................................6.5V CC All inputs and outputs w.r.t. V ......................................................................................................... -0. Storage temperature .................................................................................................................................-65°C to 150°C Ambient temperature under bias ...............................................................................................................-40°C to 125°C ESD protection on all pins ..........................................................................................................................................4 kV † NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device ...

Page 3

... V — 250 ns 2.0  — ns (Note 1) 25AA1024 V = 1. 2.0V to 5.5V CC Conditions 5.5 CC 5.5 CC <2.5 at 0°C to +85°C CC <2.5 at -40°C to +85°C CC 5.5 CC 5.5 CC < ...

Page 4

... TABLE 1-2: AC CHARACTERISTICS (CONTINUED) AC CHARACTERISTICS Param. Sym. Characteristic No Output disable time DIS 16 T HOLD setup time HOLD hold time HOLD low to output HZ High HOLD high to output valid High to Standby mode REL High to Deep power- PD down 22 T Chip erase cycle time ...

Page 5

... For V > 4.0V CC FIGURE 1-1: HOLD TIMING CS 16 SCK HOLD FIGURE 1-2: SERIAL INPUT TIMING CS 2 Mode 1,1 Mode 0,0 SCK MSB in SO  2010 Microchip Technology Inc. — (Note 1) (Note 2) — High-Impedance n Don’t Care High-Impedance 25AA1024 LSB in DS21836H-page 5 ...

Page 6

... FIGURE 1-3: SERIAL OUTPUT TIMING SCK 13 MSB out SO SI DS21836H-page 6 14 Don’t Care 3 Mode 1,1 Mode 0,0 15 LSB out  2010 Microchip Technology Inc. ...

Page 7

... CS goes low. If the clock line is shared with other peripheral devices on the SPI bus, the user can assert the HOLD input and place the 25AA1024 in ‘HOLD’ mode. After releasing the HOLD pin, operation will resume from the point when the HOLD was asserted. ...

Page 8

... Read Sequence The device is selected by pulling CS low. The 8-bit READ instruction is transmitted to the 25AA1024 followed by the 24-bit address, with seven MSBs of the address being “don’t care” bits. After the correct READ instruction and address are sent, the data stored in the memory at the selected address is shifted out on the SO pin ...

Page 9

... Write Sequence Prior to any attempt to write data to the 25AA1024, the write enable latch must be set by issuing the WREN instruction (Figure 2-4). This is done by setting CS low and then clocking out the proper instruction into the 25AA1024. After all eight bits of the instruction are transmitted, the CS must be brought high to set the write enable latch ...

Page 10

... FIGURE 2-3: PAGE WRITE SEQUENCE SCK Instruction SCK Data Byte DS21836H-page 24-bit Address Data Byte Data Byte Data Byte n (256 max  2010 Microchip Technology Inc. ...

Page 11

... Write Enable (WREN) and Write Disable (WRDI) The 25AA1024 contains a write enable latch. See Table 2-4 for the Write-Protect Functionality Matrix. This latch must be set before any write operation will be completed internally. The WREN instruction will set the latch, and the WRDI will reset the latch. ...

Page 12

... X X BP1 BP0 W/R = writable/readable read-only. The Write-In-Process (WIP) bit indicates whether the 25AA1024 is busy with a write operation. When set ‘ ’, a write is in progress, when set to a ‘ progress. This bit is read-only. FIGURE 2-6: READ STATUS REGISTER TIMING SEQUENCE (RDSR) ...

Page 13

... Array Addresses Write-Protected none Upper 1/4 (Sector 3) (18000h-1FFFFh) Upper 1/2 (Sectors 2 & 3) (10000h-1FFFFh) All (Sectors & 3) (00000h-1FFFFh Data to STATUS register High-Impedance 25AA1024 Array Addresses Unprotected All (Sectors & 3) (00000h-1FFFFh) Lower 3/4 (Sectors 0, 1 & 2) (00000h-17FFFh) Lower 1/2 (Sectors 0 & 1) (00000h-0FFFFh) none DS21836H-page 13 ...

Page 14

... DS21836H-page 14 2.7 Power-On State The 25AA1024 powers on in the following state: • The device is in low-power Standby mode ( • The write enable latch is reset • high-impedance state • A high-to-low-level transition required to enter active state Protected Blocks ...

Page 15

... A Write Enable (WREN) instruction must be given prior to attempting a Page Erase. This is done by setting CS low and then clocking out the proper instruction into the 25AA1024. After all eight bits of the instruction are transmitted, the CS must be brought high to set the write enable latch. ...

Page 16

... A Write Enable (WREN) instruc- tion must be given prior to attempting a Sector Erase. This is done by setting CS low and then clocking out the proper instruction into the 25AA1024. After all eight bits of the instruction are transmitted, the CS must be brought high to set the write enable latch. ...

Page 17

... A Write Enable (WREN) instruction must be given prior to executing a Chip Erase. This is done by setting CS low and then clocking out the proper instruction into the 25AA1024. After all eight bits of the instruction are transmitted, the CS must be brought high to set the write enable latch. ...

Page 18

... DEEP POWER-DOWN MODE Deep Power-Down mode of the 25AA1024 is its lowest power consumption state. The device will not respond to any of the Read or Write commands while in Deep Power-Down mode, and therefore it can be used as an additional software write protection feature. The Deep Power-Down mode is entered by driving CS low, followed by the instruction code (Figure 2-11) onto the SI line, followed by driving CS high ...

Page 19

... If additional clock cycles are sent after the electronic signature has been read once, it will continue to output the signature on the SO line until the sequence is terminated 24-bit Address High-Impedance 25AA1024 0 Electronic Signature Out Manufacturers ID 0x29 that occurs before the REL T REL ...

Page 20

... CS is required prior to any sequence being initiated. 3.2 Serial Output (SO) The SO pin is used to transfer data out of the 25AA1024. During a read cycle, data is shifted out on this pin after the falling edge of the serial clock. 3.3 Write-Protect (WP) This pin is used in conjunction with the WPEN bit in the STATUS register to prohibit writes to the nonvolatile bits in the STATUS register ...

Page 21

... In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.  2010 Microchip Technology Inc. : Example 5AA1024 e I/MF 3 0328 1L7 Example: 25AA1024 I/P e 1L7 3 0328 Example: 25AA1024 I/ 07281L7 25AA1024 DS21836H-page 21 ...

Page 22

... NOTE TOP VIEW φ DS21836H-page EXPOSED PAD BOTTOM VIEW A2 A3 NOTE NOTE 1  2010 Microchip Technology Inc. ...

Page 23

... Microchip Technology Inc. 25AA1024 DS21836H-page 23 ...

Page 24

... N NOTE DS21836H-page  2010 Microchip Technology Inc. ...

Page 25

... α  2010 Microchip Technology Inc β 25AA1024 φ L DS21836H-page 25 ...

Page 26

... Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging DS21836H-page 26  2010 Microchip Technology Inc. ...

Page 27

... Modified parameter D006 in Table 1-1; Revised Package Marking Information; Replaced Package Drawings. Revision G (01/2010) Added 8-Lead (MF) DFN-S Land Pattern; Replaced 8-Lead (SM) SOIJ Land Pattern. Revision H (05/10) Revised Table 1-2, Param Conditions; Revised Section 2.2, added note.  2010 Microchip Technology Inc. 25AA1024 DS21836H-page 27 ...

Page 28

... NOTES: DS21836H-page 28  2010 Microchip Technology Inc. ...

Page 29

... Customers representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document. Technical support is available through the web site at: http://support.microchip.com 25AA1024 should contact their distributor, DS21836H-page 29 ...

Page 30

... Telephone: (_______) _________ - _________ Application (optional): Would you like a reply? Y Device: 25AA1024 Questions: 1. What are the best features of this document? 2. How does this document meet your hardware and software development needs you find the organization of this document easy to follow? If not, why? 4 ...

Page 31

... Plastic DIP (300 mil body), 8-lead SM = Plastic SOIJ (5.28 mm), 8-lead  2010 Microchip Technology Inc. X /XX Examples: Package a) b) 25AA1024 . 25AA1024T-I/ Mbit, 1.8V Serial EEPROM, Industrial temp., Tape & Reel, SOIJ package 25AA1024T-I/ Mbit, 1.8V Serial EEPROM, Industrial temp., Tape & Reel, DFN package DS21836H-page 31 ...

Page 32

... NOTES: DS21836H-page 32  2010 Microchip Technology Inc. ...

Page 33

... PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...

Page 34

... Fax: 886-3-6578-370 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350  2010 Microchip Technology Inc. EUROPE Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 ...