M24C32-WDW6TP STMicroelectronics, M24C32-WDW6TP Datasheet - Page 26
![IC EEPROM 32KBIT 400KHZ 8TSSOP](/photos/5/43/54342/497-8-tssop_sml.jpg)
M24C32-WDW6TP
Manufacturer Part Number
M24C32-WDW6TP
Description
IC EEPROM 32KBIT 400KHZ 8TSSOP
Manufacturer
STMicroelectronics
Specifications of M24C32-WDW6TP
Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Memory Size
32K (4K x 8)
Speed
400kHz
Interface
I²C, 2-Wire Serial
Voltage - Supply
2.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-TSSOP
Density
32Kb
Interface Type
Serial (I2C)
Organization
4Kx8
Access Time (max)
900ns
Frequency (max)
400KHz
Write Protection
Yes
Data Retention
40Year
Operating Supply Voltage (typ)
3.3/5V
Package Type
TSSOP
Operating Temp Range
-40C to 85C
Supply Current
5mA
Operating Supply Voltage (min)
2.5V
Operating Supply Voltage (max)
5.5V
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
8
Maximum Clock Frequency
0.4 MHz
Access Time
900 ns
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2.5 V
Maximum Operating Current
2 mA
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Operating Supply Voltage
2.5 V, 5.5 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-8645-2
M24C32-WDW6TP
M24C32-WDW6TP
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M24C32-WDW6TP
Manufacturer:
STM
Quantity:
1 079
Company:
Part Number:
M24C32-WDW6TP/K
Manufacturer:
ST
Quantity:
2 278
DC and AC parameters
26/38
Table 16.
1. Characterized only, not tested in production.
2. With C
3. There is no min. or max. values for the input signal rise and fall times. It is however recommended by the
4. To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or
5. t
t
t
CLQV
QL1QL2
Symbol
t
t
XH1XH2
XL1XL2
t
t
t
t
t
t
t
t
t
CHDH
I²C specification that the input signal rise and fall times be more than 20 ns and less than 300 ns when
f
rising edge of SDA.
0.7V
CHCL
CLCH
DXCX
CLDX
CLQX
CHDL
DHDL
DLCL
C
CLQV
t
f
W
C
< 400 kHz.
(4)(5)
CC
(1)
is the time (from the falling edge of SCL) required by the SDA bus line to reach either 0.3V
L
, assuming that R
= 10 pF.
t
t
t
t
t
SU:STO
SU:DAT
HD:DAT
HD:STA
SU:STA
AC characteristics
t
t
f
t
HIGH
Alt.
t
LOW
t
t
SCL
BUF
WR
DH
t
t
t
AA
R
F
F
Test conditions specified in
Clock frequency
Clock pulse width high
Clock pulse width low
SDA (out) fall time
Input signal rise time
Input signal fall time
Data in set up time
Data in hold time
Data out hold time
Clock low to next data valid (access time)
Start condition setup time
Start condition hold time
Stop condition set up time
Time between Stop condition and next Start
condition
Write time
bus
× C
bus
Doc ID 4578 Rev 17
time constant is within the values specified in
Parameter
Table
7,
Table 8
M24C32-W M24C32-R M24C32-F
and
1300
1300
20
Min.
600
200
600
100
200
600
600
(3)
(3)
Table 9
0
(2)
Figure
4.
Max.
400
120
900
(3)
(3)
5
CC
or
Unit
kHz
ms
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns