CY7C1021BNV33L-15ZXI Cypress Semiconductor Corp, CY7C1021BNV33L-15ZXI Datasheet
CY7C1021BNV33L-15ZXI
Specifications of CY7C1021BNV33L-15ZXI
Available stocks
Related parts for CY7C1021BNV33L-15ZXI
CY7C1021BNV33L-15ZXI Summary of contents
Page 1
... COLUMN DECODER Note: 1. For guidelines on SRAM system design, please refer to the ‘System Design Guidelines’ Cypress application note, available on the internet at www.cypress.com Cypress Semiconductor Corporation Document #: 001-06433 Rev. *B Functional Description The CY7C1021BNV is a high-performance CMOS static RAM organized as 65,536 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected ...
Page 2
Selection Guide Maximum Access Time (ns) Maximum Operating Current (mA) Maximum CMOS Standby Current (mA) Pin Configurations Document #: 001-06433 Rev. *B -10 10 Commercial 160 Industrial 180 Commercial/Industrial 5 L 0.5 Mini BGA (Top View ...
Page 3
Maximum Ratings (Above which the useful life may be impaired. For user guide- lines, not tested.) Storage Temperature .............................. – +150 C Ambient Temperature with Power Applied.......................................... – +125 C Supply Voltage Relative ...
Page 4
... At any given temperature and voltage condition The internal write time of the memory is defined by the overlap of CE LOW, WE LOW and BHE / BLE LOW. CE, WE and BHE / BLE must be LOW to initiate a write, and the transition of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write ...
Page 5
Data Retention Waveform Switching Waveforms [10, 11] Read Cycle No. 1 ADDRESS DATA OUT PREVIOUS DATA VALID [11, 12] Read Cycle No. 2 (OE Controlled) ADDRESS CE t ACE OE t BHE, BLE t LZOE t DBE ...
Page 6
Switching Waveforms (continued) [13, 14] Write Cycle No. 1 (CE Controlled) ADDRESS BHE, BLE DATA I/O Write Cycle No. 2 (BLE or BHE Controlled) ADDRESS t SA BHE, BLE WE CE DATA I/O Notes: 13. Data ...
Page 7
Switching Waveforms (continued) Write Cycle No. 2 (WE Controlled, OE LOW) ADDRESS BHE, BLE DATA I/O Truth Table BLE BHE I High ...
Page 8
... Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices. Speed (ns) Ordering Code 15 CY7C1021BNV33L-15BAI CY7C1021BNV33L-15VXI CY7C1021BNV33L-15ZXI Ordering Code Definitions V33 L Please contact local sales representative regarding availability of these parts. ...
Page 9
Package Diagrams 48-ball FBGA ( 1.2 mm) (51-85096) TOP VIEW PIN 1 CORNER (LASER MARK 7.00±0.10 SIDE VIEW SEATING ...
Page 10
Package Diagrams (continued) All product and company names mentioned in this document may be the trademarks of their respective holders. Document #: 001-06433 Rev. *B 44-Pin TSOP Type II (51-85087) 51-85087 *C CY7C1021BNV33 51-85087-*A Page [+] Feedback ...
Page 11
... Document #: 001-06433 Rev. *B © Cypress Semiconductor Corporation, 2006-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress ...