M25P10-AVMP6T NUMONYX, M25P10-AVMP6T Datasheet - Page 28
![IC FLASH 1MBIT 40MHZ 8VFQFPN](/photos/7/23/72354/m25p10-avmp6t_sml.jpg)
M25P10-AVMP6T
Manufacturer Part Number
M25P10-AVMP6T
Description
IC FLASH 1MBIT 40MHZ 8VFQFPN
Manufacturer
NUMONYX
Series
Forté™r
Datasheet
1.M25P10-AVMP6T.pdf
(51 pages)
Specifications of M25P10-AVMP6T
Format - Memory
FLASH
Memory Type
FLASH
Memory Size
1M (128K x 8)
Speed
40MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-VFQFN, 8-VFQFPN
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
497-3592-2
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M25P10-AVMP6T
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Company:
Part Number:
M25P10-AVMP6TG
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Instructions
6.9
28/51
Sector Erase (SE)
The Sector Erase (SE) instruction sets to ‘1’ (FFh) all bits inside the chosen sector. Before it
can be accepted, a Write Enable (WREN) instruction must previously have been executed.
After the Write Enable (WREN) instruction has been decoded, the device sets the Write
Enable Latch (WEL).
The Sector Erase (SE) instruction is entered by driving Chip Select (S) Low, followed by the
instruction code, and three address bytes on Serial Data input (D). Any address inside the
sector (see
must be driven Low for the entire duration of the sequence.
The instruction sequence is shown in
Chip Select (S) must be driven High after the eighth bit of the last address byte has been
latched in, otherwise the Sector Erase (SE) instruction is not executed. As soon as Chip
Select (S) is driven High, the self-timed Sector Erase cycle (whose duration is t
initiated. While the Sector Erase cycle is in progress, the Status Register may be read to
check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1
during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified
time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.
A Sector Erase (SE) instruction applied to a page which is protected by the Block Protect
(BP1, BP0) bits (see
Figure 15. Sector Erase (SE) instruction sequence
1. Address bits A23 to A17 are Don’t care.
Table
S
C
D
3) is a valid address for the Sector Erase (SE) instruction. Chip Select (S)
Table 3
0
1
and
2
Instruction
Table
3
4
Figure
2) is not executed.
5
6
15.
7
MSB
23 22
8
9
24-bit address
2
29 30 31
1
0
AI03751D
SE
M25P10-A
) is