M48Z512A-70PM1 STMicroelectronics, M48Z512A-70PM1 Datasheet - Page 9

IC NVSRAM 4MBIT 70NS 32DIP

M48Z512A-70PM1

Manufacturer Part Number
M48Z512A-70PM1
Description
IC NVSRAM 4MBIT 70NS 32DIP
Manufacturer
STMicroelectronics
Datasheet

Specifications of M48Z512A-70PM1

Format - Memory
RAM
Memory Type
NVSRAM (Non-Volatile SRAM)
Memory Size
4M (512K x 8)
Speed
70ns
Interface
Parallel
Voltage - Supply
4.75 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Package / Case
32-DIP (600 mil) Module
Data Bus Width
8 bit
Organization
512 Kb x 8
Interface Type
Parallel
Access Time
70 ns
Supply Voltage (max)
5.5 V
Supply Voltage (min)
4.75 V
Operating Current
115 mA
Maximum Operating Temperature
70 C
Minimum Operating Temperature
0 C
Mounting Style
Through Hole
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-2886-5

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M48Z512A-70PM1
Manufacturer:
ST
Quantity:
40 000
Part Number:
M48Z512A-70PM1
Manufacturer:
STMicroelectronics
Quantity:
135
Part Number:
M48Z512A-70PM1
Manufacturer:
ST
0
Part Number:
M48Z512A-70PM1
Manufacturer:
ST
Quantity:
20 000
M48Z512A, M48Z512AY, M48Z512AV
2.2
Table 3.
1. Valid for ambient operating temperature: T
2. C
WRITE mode
The M48Z512A/Y/V is in the WRITE mode whenever W and E are active. The start of a
WRITE is referenced from the latter occurring falling edge of W or E. A WRITE is terminated
by the earlier rising edge of W or E.
The addresses must be held valid throughout the cycle. E or W must return high for a
minimum of t
cycle. Data-in must be valid t
t
contention; although, if the output bus has been activated by a low on E and G, a low on W
will disable the outputs t
EHDX
Symbol
t
t
t
t
GHQZ
GLQX
EHQZ
ELQX
t
t
t
t
t
GLQV
AXQX
AVQV
ELQV
AVAV
or 3.0 to 3.6 V (except where noted).
L
= 5 pF.
or t
(2)
(2)
(2)
(2)
WHDX
READ cycle time
Address valid to output valid
Chip enable low to output valid
Output enable low to output valid
Chip enable low to output transition
Output enable low to output transition
Chip enable high to output Hi-Z
Output enable high to output Hi-Z
Address transition to output transition
READ mode AC characteristics
EHAX
afterward. G should be kept high during WRITE cycles to avoid bus
from E or t
Parameter
WLQZ
DVEH
WHAX
after W falls.
Doc ID 5146 Rev 8
(1)
or t
from W prior to the initiation of another READ or WRITE
A
DVWH
= 0 to 70 °C or –40 to 85 °C; V
prior to the end of WRITE and remain valid for
Min
M48Z512A/Y
70
5
5
5
–70
Max
70
70
35
30
20
CC
= 4.75 to 5.5 V, 4.5 to 5.5 V,
M48Z512A/Y/V
Min
85
5
5
5
–85
Operating modes
Max
85
45
35
25
85
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
9/21

Related parts for M48Z512A-70PM1