EN2340QI-E Enpirion, EN2340QI-E Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/2/224/enpirion_sml.jpg)
EN2340QI-E
Manufacturer Part Number
EN2340QI-E
Description
Power Management IC Development Tools EVAL FOR EN2340QI
Manufacturer
Enpirion
Type
DC/DC Converters, Regulators & Controllersr
Datasheet
1.EN2340QI-E.pdf
(20 pages)
Specifications of EN2340QI-E
Rohs
yes
Product
Evaluation Boards
Tool Is For Evaluation Of
EN2340QI
Input Voltage
4.5 V to 14 V
Output Voltage
5 V
Output Current
4 A
Electrical Characteristics
NOTE: V
Typical values are at T
Note 3: Parameter not production tested but is guaranteed by design.
Note 4: Rise time calculation begins when AVIN > V
Note 5: V
©Enpirion 2012 all rights reserved, E&OE
06878
PARAMETER
Operating Input Voltage
Controller Input Voltage
AVIN Under Voltage
Lock-Out Rising
AVIN Under Voltage
Lock-Out Falling
AVIN pin Input Current
Internal Linear
Regulator Output
Shut-Down Supply
Current
Feedback Pin Voltage
Feedback Pin Voltage
Feedback Pin Input
Leakage Current
V
Soft-Start Capacitor
Range
Maximum Continuous
Output Current
Over Current Trip Level
Disable Threshold
ENABLE Threshold
ENABLE Lockout Time
ENABLE Input Current
Switching Frequency
External SYNC Clock
Frequency Lock Range
S_IN Threshold – Low
S_IN Threshold – High
S_OUT Threshold – Low
S_OUT Threshold –
High
POK Lower Threshold
POK Output low Voltage
POK Output Hi Voltage
POK pin V
current (Note 3)
OUT
Rise Time
IN
OUT
=12V, Minimum and Maximum values are over operating ambient temperature range unless otherwise noted.
OH
Rise Time Accuracy does not include soft-start capacitor tolerance.
leakage
A
= 25°C.
SYMBOL
I
AVIN
T
AVIN
OUT_Max_Cont
C
V
F
V
V
ENLOCKOUT
V
V
AVINO
IPVIN
IAVIN
V
SS_RANGE
I
POK
PLL_LOCK
S_OUT_LO
S_OUT_HI
V
V
PVIN
AVIN
ENABLE
DISABLE
S_IN_LO
I
ENABLE
I
t
S_IN_HI
I
F
V
V
POKL
AVIN
RISE
I
OCP
POKH
POKL
FB
SW
FB
FB
UVLOR
OVLOF
LT
S
S
Voltage above which UVLO is not
asserted
Voltage below which UVLO is
asserted
PVIN=12V, AVIN=3.3V, ENABLE=0V
PVIN=12V, AVIN=3.3V, ENABLE=0V
V
4.5V ≤ V
VFB pin input leakage current
(Note 3)
C
Reference Table 2
ENABLE pin logic Low
ENABLE pin logic High
180k internal pull-down (Note 3)
R
Range of SYNC clock frequency
S_IN clock logic low level
S_IN clock logic high level
S_OUT clock logic low level
S_OUT clock logic high level
V
With 4mA current sink into POK
PVIN range: 4.5V ≤ V
POK high
IN
SS
FS
OUT
= 12V, I
= 47nF (Note 4 and Note 5)
=3kΩ
/ V
TEST CONDITIONS
OUT_NOM
IN
UVLO
≤ 14V; 0A ≤ I
LOAD
Enpirion Confidential
and ENABLE = HIGH.
April 16, 2012
= 0, T
IN
A
= 25°C Only
LOAD
≤ 14V
≤ 4A
0.7425
0.735
MIN
4.5
2.5
0.0
1.8
0.9
1.8
1.8
10
-5
www.enpirion.com, Page 5
0.750
0.750
TYP
500
2.3
2.1
3.3
3.2
1.0
50
47
90
7
6
8
4
0.7575
MAX
0.765
AVIN
AVIN
14.0
5.5
0.6
1.3
0.8
2.5
0.8
2.5
0.4
68
5
4
1
EN2340QI
UNITS
MHz
MHz
mA
ms
ms
μA
μA
nA
nF
μA
µA
%
V
V
V
V
V
V
V
A
A
V
V
V
V
V
V
V
V
Rev: B