M25PX64SOVZM6TP NUMONYX, M25PX64SOVZM6TP Datasheet - Page 47

• Manufacturer Part Number: M25PX64SOVZM6TP
• Description: IC FLASH 64MBIT 75MHZ 24TBGA
• Manufacturer: NUMONYX
• Series: Forté™r

Specifications of M25PX64SOVZM6TP

• Format - Memory: FLASH
• Memory Type: FLASH
• Memory Size: 64M (8M x 8)
• Speed: 75MHz
• Interface: SPI, 3-Wire Serial
• Voltage - Supply: 2.7 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 24-TBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: M25PX64SOVZM6TPTR

6.14
Write to lock register (WRLR)
The write to lock register (WRLR) instruction allows bits to be changed in the lock registers.
Before it can be accepted, a write enable (WREN) instruction must previously have been
executed. After the write enable (WREN) instruction has been decoded, the device sets the
write enable latch (WEL).
The write to lock register (WRLR) instruction is entered by driving Chip Select (S) Low,
followed by the instruction code, three address bytes (pointing to any address in the
targeted sector and one data byte on serial data input (DQ0). The instruction sequence is
shown in
has been latched in, otherwise the write to lock register (WRLR) instruction is not executed.
Lock register bits are volatile, and therefore do not require time to be written. When the write
to lock register (WRLR) instruction has been successfully executed, the write enable latch
(WEL) bit is reset after a delay time less than t
Any write to lock register (WRLR) instruction, while an erase, program or write cycle is in
progress, is rejected without having any effects on the cycle that is in progress.
Figure 23. Write to lock register (WRLR) instruction sequence
Table 10.
1. Values of (b1, b0) after power-up are defined in
All sectors
S
C
DQ0
Sector
Figure
Lock register in
0
1
23. Chip Select (S) must be driven High after the eighth bit of the data byte
2
Instruction
3
4
b7-b2
Bit
b1
b0
5
(1)
6
7
Sector lock down bit value (refer to
Sector write lock bit value (refer to
MSB
23
8
22 21
9 10
24-bit address
Section 7: Power-up and
SHSL
3
28 29 30 31 32 33 34 35
2
minimum value.
1
0
MSB
7
Value
‘0’
6
power-down.
Lock register
5
Table
Table
4
in
3
36 37 38
9)
9)
2
1
0
39
AI13740
47/70