IS24C02D-2GLI ISSI, Integrated Silicon Solution Inc, IS24C02D-2GLI Datasheet
IS24C02D-2GLI
Specifications of IS24C02D-2GLI
Related parts for IS24C02D-2GLI
IS24C02D-2GLI Summary of contents
Page 1
... ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and prior placing orders for products. Integrated Silicon Solution, Inc. — www.issi.com Rev. C 07/30/09 IS24C02D 2 2K-bit C) 1 ...
Page 2
... IS24C02D TAbLE Of COnTEnTS features ……………………………………………………….…………….................3 Description ………………………………………………...……………….................3 functional block Diagram … ...
Page 3
... Serial Clock wire (SCL) and the Serial Data wire (SDA). Using the bus, a Master device such as a microcontroller is usually connected to one or more Slave devices such as the IS24C02D. The bit stream over the SDA line includes a series of bytes, which identifies a particular Slave device, an instruction, an address within that Slave device, and a series of data, if appropriate ...
Page 4
... IS24C02D FUNCTIONAL BLOCK DIAGRAM Vcc SDA SCL WP SLAVE ADDRESS REGISTER & COMPARATOR GND nMOS For applications related inquiries, please refer to the EEPROM Application Support section of our website. 4 CONTROL LOGIC WORD ADDRESS COUNTER ACK Integrated Silicon Solution, Inc. — www.issi.com HIGH VOLTAGE GENERATOR, TIMING & ...
Page 5
... SDA bus as a transmitter, and the receiving device as a receiver. The bus is controlled by Master device which generates the SCL, controls the bus access and generates the Stop and Start conditions. The IS24C02D is the Slave device on the bus ...
Page 6
... After the Master transmits the Start condition and Slave address byte (Fig. 5), the appropriate 2-wire Slave (eg. IS24C02D) will respond with ACK on the SDA line. The Slave will pull down the SDA on the ninth clock cycle, signaling that it received the eight bits of data. The selected IS24C02D then prepares for a Read or Write operation by monitoring the bus ...
Page 7
... Once all 16 bytes are received and the Stop condition has been sent by the Master, the internal programming cycle begins. At this point, all received data is written to the IS24C02D in a single Write cycle. All inputs are disabled until completion of the internal Write cycle. ...
Page 8
... IS24C02D acknowledges the word address, the Master device resends the Start condition and the Slave address, this time with the R/W bit set to one. The IS24C02D then responds with its ACK and sends the data requested. The Master device does not send an ACK but will generate a Stop condition ...
Page 9
... Typical System bus Configuration SDA SCL figure 2. Output Acknowledge SCL from Master Data Output from Transmitter Data Output from Receiver figure 3. Start and Stop Conditions SCL SDA Integrated Silicon Solution, Inc. — www.issi.com Rev. C 07/30/09 Vcc Master IS24C02D Transmitter/ Receiver ACK 9 ...
Page 10
... IS24C02D figure 4. Data Validity Protocol SCL SDA figure 5. Slave Address BIT 7 1 BIT 7 0 figure 6. byte Write SDA Bus Activity Acknowledges provided by the slave regardless of hardware or software Write Protection. figure 7. Page Write Device Address Word Address ( SDA A Bus C K Activity R/W * Acknowledges provided by the slave regardless of hardware or software Write Protection ...
Page 11
... IS24C02D figure 8. Current Address Read Activity figure 9. Random Address Read Device R Address T SDA Bus Activity R/W DUMMY WRITE figure 10. Sequential Read R E Device A Address D SDA A Bus C K Activity R/W Integrated Silicon Solution, Inc. — www.issi.com Rev. C 07/30/ Device A T Address D Data ...
Page 12
... IS24C02D fIGURE 11. PERMAnEnT WRITE PROTECTIOn InITIATIOn Address T SDA Bus Activity The slave does not provide an acknowledgement if the permanent write protection is already enabled. # Don't care bits are required. fIGURE 12. PERMAnEnT WRITE PROTECTIOn VERIfICATIOn * The slave does not provide an acknowledgement if the permanent write protection is already enabled. ...
Page 13
... This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. OPERATInG RAnGE (IS24C02D-2) Vcc Ambient Temperature 1.8V to 5.5V –40°C to +85°C ...
Page 14
... IS24C02D DC ELECTRICAL CHARACTERISTICS Industrial ( Symbol Parameter i 1 Operating Current Operating Current Standby Current Standby Current Standby Current Output Low Voltage Output Low Voltage ol V Input High Voltage ih V Input Low Voltage il i Input Leakage Current li i Output Leakage Current lo notes: V min and V max are reference only and are not tested ...
Page 15
... IS24C02D fIGURE 13. AC WAVEfORMS t R SCL t SU:STA SDA IN SDA OUT WP fIGURE 14. WRITE CyCLE TIMInG SCL SDA 8th BIT WORD n Integrated Silicon Solution, Inc. — www.issi.com Rev. C 07/30/ HIGH LOW t HD:DAT t t HD:STA SU:DAT ACK t WR STOP Condition t SU:STO t BUF t SU:WP t HD:WP ...
Page 16
... IS24C02D ORDERInG InfORMATIOn Industrial Range*: –40°C to +85°C Voltage Range Part number* 1.8V to 5.5V IS24C02D-2GLI-TR IS24C02D-2ZLI-TR IS24C02D-2SLI-TR IS24C02D-2PLI-TR IS24C02D-2DLI- Contact ISSI Sales Representatives for availability and other package information. 2. The listed part numbers are packed in tape and reel “-TR” (4K per reel). UDFN/DFN is 5K per reel. ...
Page 17
... IS24C02D Integrated Silicon Solution, Inc. — www.issi.com Rev. C 07/30/09 17 ...
Page 18
... IS24C02D 18 Integrated Silicon Solution, Inc. — www.issi.com Rev. C 07/30/09 ...
Page 19
... IS24C02D Integrated Silicon Solution, Inc. — www.issi.com Rev. C 07/30/09 19 ...
Page 20
... IS24C02D 20 Integrated Silicon Solution, Inc. — www.issi.com Rev. C 07/30/09 ...
Page 21
... IS24C02D Integrated Silicon Solution, Inc. — www.issi.com Rev. C 07/30/09 21 ...