IS24C32C-2ZLI-TR ISSI, Integrated Silicon Solution Inc, IS24C32C-2ZLI-TR Datasheet
![no-image](/images/manufacturer_photos/0/3/347/issi__integrated_silicon_solution_inc_sml.jpg)
IS24C32C-2ZLI-TR
Specifications of IS24C32C-2ZLI-TR
Related parts for IS24C32C-2ZLI-TR
IS24C32C-2ZLI-TR Summary of contents
Page 1
... The bit stream over the SDA line includes a series of bytes, which identifies a particular Slave device, an instruction, an address within that Slave device, and a series of data, if appropriate. The IS24C32C has a Write Protect pin (WP) to allow blocking of any write instruction transmitted over the bus. FEBRUARY 2010 ...
Page 2
... IS24C32C FUNCTIONAL BLOCK DIAGRAM Vcc 8 SDA 5 SCL SLAVE ADDRESS REGISTER & COMPARATOR GND 4 nMOS 2 CONTROL LOGIC WORD ADDRESS COUNTER ACK Clock DI/O HIGH VOLTAGE GENERATOR, TIMING & CONTROL EEPROM ARRAY Y DECODER > DATA REGISTER Integrated Silicon Solution, Inc. Rev. D 02/04/10 ...
Page 3
... WP is the Write Protect pin. The input level determines if all or none of the array is protected from modifications. Integrated Silicon Solution, Inc. Rev. D 02/04/10 8-pad DFN 8 VCC SCL 5 SDA Write Protection Array Addresses Protected WP GND or floating Vcc VCC SCL GND 4 5 SDA (Top View) IS24C32C None Entire Array 3 ...
Page 4
... High, the Master checks for a High level on SDA.) Standby Mode Power consumption is reduced in standby mode. The IS24C32C will enter standby mode Power-up, and remain in it until SCL or SDA toggles; b) Following the Stop signal write operation is initiated Following any internal write operation. ...
Page 5
... Once all 32 bytes are received and the Stop condition has been sent by the Master, the internal programming cycle begins. At this point, all received data is written to the IS24C32C in a single Write cycle. All inputs are disabled until completion of the internal Write cycle. Acknowledge (ACK) Polling The disabling of the inputs can be used to take advantage of the typical Write cycle time ...
Page 6
... ACK and transmit the 8-bit data byte stored at address location n+1. The Master should not acknowledge the transfer but should generate a Stop condition so the IS24C32C discontinues transmission. If 'n' is the last byte of the memory, the data from location '0' will be transmitted. (Refer to Figure 8. Current Address Read Diagram.) ...
Page 7
... IS24C32C Figure 1. Typical System Bus Configuration SDA SCL Figure 2. Output Acknowledge SCL from Master Data Output from Transmitter Data Output from Receiver Figure 3. START and STOP Conditions SCL SDA Integrated Silicon Solution, Inc. Rev. D 02/04/10 Vcc Master Transmitter/ IS24CXX Receiver ACK ...
Page 8
... IS24C32C Figure 4. Data Validity Protocol SCL SDA Figure 5. Slave Address BIT Figure 6. Byte Write Device R Address T SDA Bus Activity Figure 7. Page Write Device R T Word Address (n) Address T E SDA A Bus Activity R/W 8 Data Change Data Stable Data Stable Word Address Word Address ...
Page 9
... IS24C32C Figure 8. Current Address Read Activity Figure 9. Random Address Read Device R T Address T E SDA A Bus Activity R/W DUMMY WRITE Figure 10. Sequential Read R E Device A Address D SDA A Bus C K Activity R/W Integrated Silicon Solution, Inc. Rev. D 02/04/ Device A T Address D Data ...
Page 10
... IS24C32C AC WAVEFORMS Figure 11. Bus Timing SCL t SU:STA SDA IN SDA OUT WP Figure 12. Write Cycle Timing SCL 8th BIT SDA WORD HIGH LOW t HD:DAT t t HD:STA SU:DAT ACK t WR STOP Condition t SU:STO t BUF t SU:WP t HD:WP START Condition Integrated Silicon Solution, Inc. Rev. D 02/04/10 ...
Page 11
... IS24C32C ABSOLUTE MAXIMUM RATINGS Symbol Parameter V Supply Voltage S V Voltage on Any Pin P T Temperature Under Bias BIAS T Storage Temperature STG I Output Current OUT Notes: 1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied ...
Page 12
... IS24C32C AC ELECTRICAL CHARACTERISTICS Symbol Parameter f SCL Clock Frequency SCL (1) T Noise Suppression Time t Clock Low Period Low t Clock High Period High t Bus Free Time Before New Transmission BUF t Start Condition Setup Time SU:STA t Stop Condition Setup Time SU:STO t Start Condition Hold Time ...
Page 13
... Industrial Range: -40°C to +85°C, Lead-free* Voltage Range Part Number* 1.8V IS24C32C-2GLI-TR to 5.5V IS24C32C-2ZLI-TR IS24C32C-2SLI-TR IS24C32C-2PLI-TR IS24C32C-2DLI- Contact ISSI Sales Representatives for availability and other package information. 2. The listed part numbers are packed in tape and reel “-TR” (4K per reel). DFN is 5K per reel. ...
Page 14
... IS24C32C 14 Integrated Silicon Solution, Inc. Rev. D 02/04/10 ...
Page 15
... IS24C32C Integrated Silicon Solution, Inc. Rev. D 02/04/10 15 ...
Page 16
... IS24C32C PACKAGING INFORMATION Plastic MSOP Package Code Plastic MSOP (S) Ref. Std. JEDEC MO 187 No. Leads 8 (120 mil) Inches Millimeters Symbol Min Max Min A 0.038 0.043 0.97 A1 0.002 0.006 0.05 B 0.010 0.016 0.25 C 0.005 0.009 0.13 D 0.114 0.122 2.90 E 0.193 BSC E1 0.114 0.122 2 ...
Page 17
... IS24C32C Integrated Silicon Solution, Inc. Rev. D 02/04/10 17 ...
Page 18
... IS24C32C 18 Integrated Silicon Solution, Inc. Rev. D 02/04/10 ...