CY7C146-25JC Cypress Semiconductor Corp, CY7C146-25JC Datasheet - Page 7

• Manufacturer Part Number: CY7C146-25JC
• Description: IC SRAM 16KBIT 25NS 52PLCC
• Manufacturer: Cypress Semiconductor Corp

Specifications of CY7C146-25JC

• Format - Memory: RAM
• Memory Type: SRAM - Dual Port, Asynchronous
• Memory Size: 16K (2K x 8)
• Speed: 25ns
• Interface: Parallel
• Voltage - Supply: 4.5 V ~ 5.5 V
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 52-PLCC
• Density: 16Kb
• Access Time (max): 25ns
• Sync/async: Asynchronous
• Architecture: SDR
• Clock Freq (max): Not RequiredMHz
• Operating Supply Voltage (typ): 5V
• Address Bus: 22b
• Package Type: PLCC
• Operating Temp Range: 0C to 70C
• Number Of Ports: 2
• Supply Current: 170mA
• Operating Supply Voltage (min): 4.5V
• Operating Supply Voltage (max): 5.5V
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 52
• Word Size: 8b
• Number Of Words: 2K
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Other names: 428-1202

Document #: 38-06031 Rev. *A
Switching Waveforms
Read Cycle No. 1 (Either Port-Address Access)
Read Cycle No. 2 (Either Port-CE/OE)
Read Cycle No. 3 (Read with BUSY Master: CY7C132 and CY7C136)
Notes:
19. R/W is HIGH for read cycle.
20. Device is continuously selected, CE = V
21. Address valid prior to or coincident with CE transition LOW.
ADDRESS
ADDRESS
DATA OUT
DATA OUT
ADDRESS
BUSY
DOUT
R/W
D
OE
I
CE
I
CC
INR
SB
R
R
L
L
L
PREVIOUS DA TA VALID
t
PU
t
LZCE
t
OHA
IL
t
LZOE
and OE = V
t
PS
[19, 21]
t
ACE
IL
.
t
BLA
t
DOE
[19, 20]
ADDRESS MATCH
t
AA
t
t
RC
RC
t
PWE
ADDRESS MATCH
DATA VALID
t
WDD
VALID
t
t
DDD
HZOE
t
DATA VALID
BHA
CY7C132/CY7C136
CY7C142/CY7C146
t
HZCE
t
BDD
t
PD
VALID
Page 7 of 17