M25P40-VMN6TP NUMONYX, M25P40-VMN6TP Datasheet - Page 13
![IC FLASH 4MBIT 50MHZ 8SOIC](/photos/7/28/72827/m25p40-vmn6tp_sml.jpg)
M25P40-VMN6TP
Manufacturer Part Number
M25P40-VMN6TP
Description
IC FLASH 4MBIT 50MHZ 8SOIC
Manufacturer
NUMONYX
Series
Forté™r
Datasheet
1.M25P40-VMP6G.pdf
(61 pages)
Specifications of M25P40-VMN6TP
Format - Memory
FLASH
Memory Type
FLASH
Memory Size
4M (512K x 8)
Speed
50MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-SOIC (3.9mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-4544-2
497-4544-2
M25P40-VMN6TPTR
497-4544-2
M25P40-VMN6TPTR
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M25P40-VMN6TP
Manufacturer:
MICRON
Quantity:
19 000
Company:
Part Number:
M25P40-VMN6TP
Manufacturer:
ST
Quantity:
6
Part Number:
M25P40-VMN6TP
Manufacturer:
MICRON
Quantity:
20 000
Company:
Part Number:
M25P40-VMN6TPB
Manufacturer:
MICRON
Quantity:
21 000
Company:
Part Number:
M25P40-VMN6TPB
Manufacturer:
MICRON
Quantity:
11 200
Company:
Part Number:
M25P40-VMN6TPB
Manufacturer:
Numonyx
Quantity:
22 500
Part Number:
M25P40-VMN6TPB
Manufacturer:
MICRON
Quantity:
20 000
4.5
4.6
All other instructions are ignored while the device is in the Deep Power-down mode. This
can be used as an extra software protection mechanism, when the device is not in active
use, to protect the device from inadvertent Write, Program or Erase instructions.
Status Register
The Status Register contains a number of status and control bits that can be read or set (as
appropriate) by specific instructions. For a detailed description of the Status Register bits,
see
Protection modes
The environments where non-volatile memory devices are used can be very noisy. No SPI
device can operate correctly in the presence of excessive noise. To help combat this, the
M25P40 features the following data protection mechanisms:
In addition to the low power consumption feature, the Deep Power-down mode offers extra
software protection from inadvertent Write, Program, and Erase instructions, as all
instructions are ignored except the Release from Deep Power-down instruction.
Section 6.4: Read Status Register
Power On Reset and an internal timer (t
inadvertent changes while the power supply is outside the operating specification.
Program, Erase and Write Status Register instructions are checked that they consist of
a number of clock pulses that is a multiple of eight, before they are accepted for
execution.
All instructions that modify data must be preceded by a Write Enable (WREN)
instruction to set the Write Enable Latch (WEL) bit. This bit is returned to its reset state
after the following events:
–
–
–
–
–
–
Software Protected Mode (SPM): The Block Protect (BP2, BP1, BP0) bits allow part of
the memory to be configured as read-only.
Hardware Protected Mode (HPM): The Write Protect (W) signal allows the Block
Protect (BP2, BP1, BP0) bits and Status Register Write Disable (SRWD) bit to be
protected.
Power-up
Write Disable (WRDI) instruction completion
Write Status Register (WRSR) instruction completion
Page Program (PP) instruction completion
Sector Erase (SE) instruction completion
Bulk Erase (BE) instruction completion
(RDSR).
PUW
) can provide protection against
13/61