CY14B256L-SZ35XCT Cypress Semiconductor Corp, CY14B256L-SZ35XCT Datasheet - Page 8
![IC NVSRAM 256KBIT 35NS 32SOIC](/photos/7/24/72405/428-32-soic_sml.jpg)
CY14B256L-SZ35XCT
Manufacturer Part Number
CY14B256L-SZ35XCT
Description
IC NVSRAM 256KBIT 35NS 32SOIC
Manufacturer
Cypress Semiconductor Corp
Datasheet
1.CY14B256L-SP35XC.pdf
(22 pages)
Specifications of CY14B256L-SZ35XCT
Format - Memory
RAM
Memory Type
NVSRAM (Non-Volatile SRAM)
Memory Size
256K (32K x 8)
Speed
35ns
Interface
Parallel
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Package / Case
32-SOIC (7.5mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY14B256L-SZ35XCT
Manufacturer:
CYPRESS
Quantity:
5 554
Best Practices
nvSRAM products have been used effectively for over 27 years.
While ease-of-use is one of the product’s main system values,
experience gained working with hundreds of applications has
resulted in the following suggestions as best practices:
■
Document Number: 001-54707 Rev. *F
The nonvolatile cells in this nvSRAM product are delivered from
Cypress with 0x00 written in all cells. Incoming inspection
routines at customer or contract manufacturer’s sites
sometimes reprogram these values. Final NV patterns are
typically repeating patterns of AA, 55, 00, FF, A5, or 5A. End
product’s firmware should not assume an NV array is in a set
programmed state. Routines that check memory content
values to determine first time system configuration, cold or
warm boot status, and so on should always program a unique
NV pattern (that is, complex 4-byte pattern of 46 E6 49 53 hex
or more random bytes) as part of the final system
manufacturing test to ensure these system routines work
consistently.
■
■
Power-up boot firmware routines should rewrite the nvSRAM
into the desired state (for example, AutoStore enabled). While
the nvSRAM is shipped in a preset state, best practice is to
again rewrite the nvSRAM into the desired state as a safeguard
against events that might flip the bit inadvertently such as
program bugs and incoming inspection routines.
The V
and a maximum value size. Best practice is to meet this
requirement and not exceed the maximum V
the nvSRAM internal algorithm calculates V
discharge time based on this max V
want to use a larger V
charge and store time should discuss their V
with Cypress to understand any impact on the V
at the end of a t
CAP
value specified in this data sheet includes a minimum
RECALL
CAP
period.
value to make sure there is extra store
CAP
value. Customers that
CY14B256LA
CAP
CAP
CAP
CAP
value because
size selection
voltage level
charge and
Page 8 of 22
[+] Feedback