IR2214SSTRPBF International Rectifier, IR2214SSTRPBF Datasheet - Page 14

• Manufacturer Part Number: IR2214SSTRPBF
• Description: IC DVR HALF BRIDGE IC 24SSOP
• Manufacturer: International Rectifier

Specifications of IR2214SSTRPBF

• Configuration: Half Bridge
• Input Type: Non-Inverting
• Delay Time: 440ns
• Current - Peak: 2A
• Number Of Configurations: 1
• Number Of Outputs: 2
• High Side Voltage - Max (bootstrap): 1200V
• Voltage - Supply: 11.5 V ~ 20 V
• Operating Temperature: -40°C ~ 125°C
• Mounting Type: Surface Mount
• Package / Case: 24-SSOP
• Family Hvic: General Purpose HVICs
• Channels: 2
• Topology: Half Bridge
• Application: General Purpose / Motor Control
• Voffset: 1200
• Io+ (ma): 2000
• Io- (ma): 3000
• Separate Power And Logic Ground: Yes
• Uvlo: Vcc / Vbs
• Vbsuv+ / Vccuv+ Min (v): 9.3
• Vbsuv+ / Vccuv+ Typ (v): 10.2
• Vbsuv+ / Vccuv+ Max (v): 11.4
• Vbsuv- / Vccuv- Min (v): 8.7
• Vbsuv- / Vccuv- Typ (v): 9.3
• Vbsuv- / Vccuv- Max (v): 10.3
• Dt / Sdt Min (ns): 5700
• Dt / Sdt Typ (ns): 9250
• Dt / Sdt Max (ns): 13500
• T On Min (ns): 220
• T On Typ (ns): 440
• T On Max (ns): 660
• T Off Min (ns): 220
• T Off Typ (ns): 440
• T Off Max (ns): 660
• Fault Reporting: Yes
• Package: 24 Lead
• Part Status: Active & Preferred
• Special Features: Soft Shutdown and Desaturation Detection
• For Use With: IRMD2214SS - KIT DESIGN EVAL BOARD IR2214SS
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

www.irf.com
of current flowing in the circuit is determined by the
internal pull up resistor value.
In the high side circuit, the desaturation biasing current
may become relevant for dimensioning the bootstrap
capacitor (see Fig. 19). In fact, a pull up resistor with a
low resistance may result in a high current the
significantly discharges the bootstrap capacitor. For that
reason, the internal pull up resistor typical value is of the
order of 100 k .
While the impedance of the DSH/DSL pins is very low
when the transistor is on (low impedance path through
the external diode down to the power transistor), the
impedance is only controlled by the pull up resistor when
the transistor is off. In that case, relevant dV/dt
generated at VS node might push the DSH/DSL pins
outside the recommended operating conditions.
1.4.4 Fault Management in Multi-Phase Systems
In a system with two or more gate drivers the
IR2114/IR2214 devices must be connected as shown in
Fig. 15.
SY_FLT: The bi-directional SY_FLT pins communicate
each other through a local network. The logic signal is
active
desaturation activates the SY_FLT, which is then read
by the other gate drivers. When SY_FLT is active all the
drivers hold their output state regardless of the input
signals (H
state). This feature is particularly important in phase-to-
phase short circuit where two IGBTs are involved; in
fact, while one is softly shutting-down, the other must be
prevented from hard shutdown to avoid exiting SSD. In
the freeze state, the frozen drivers are not completely
inactive because desaturation detection still takes the
highest priority. SY_FLT communication has been
designed for creating a local network between the
drivers. There is no need to wire SY_FLT to the
controller.
FAULT/SD:
communicate with each other and with the system
controller. The logic signal is active low. When low, the
FAULT/SD signal commands the outputs to go off by
hard shutdown. There are three events that can force
FAULT/SD low:
FAULT
Figure 15: IR2214 used in a 3 phase application
FAULT/SD
low.
SY_FLT
IN
VCC
LIN
HIN
FLT_CLR
VSS
, L
phase U
IN
The
The
) they receive from the controller (freeze
HON
COM
HOP
SSH
DSH
LOP
LON
DSL
SSL
VB
VS
device
bi-directional
FAULT/SD
SY_FLT
VCC
LIN
HIN
FLT_CLR
VSS
that
phase V
detects
HOP
HON
LON
COM
SSH
DSH
LOP
SSL
DSL
VB
VS
FAULT/SD
FAULT/SD
SY_FLT
VCC
LIN
HIN
FLT_CLR
VSS
the
phase W
IGBT
pins
COM
HOP
HON
SSH
DSH
LOP
LON
DSL
SSL
VB
VS
14
1.4.5 Fault Management at Start-up
When the bootstrap supply topology is used for
supplying the floating high side and the recommended
power supply start-up sequence is followed, FLT_CLR
pin must be kept active to prevent spurious diagnostic
signals being generated.
In the event of power inverter failure already present or
occurring during start-up (phase and/or rail supply short-
circuit, overload conditions induced by the load, etc.),
keeping the FLT_CLR pin active will also prevent the
real fault condition to be detected with the FAULT/SD
pin. In such a condition a large current increase in the
IGBT will desaturate the transistor, allowing the gate
driver to detect and turn-off the desaturated transistor
with the integrated soft shutdown (SSD) protection.
As with a normal SSD sequence, during SSD the
SY_FLT output pin (active low, see Fig. 14) will report
the gate driver status. But now, being the FLT_CLR pin
already active, the gate driver will not generate a FAULT
signal by activating the FAULT/SD pin and it will not
enter hard shutdown.
To prevent the driver to resume charging the bootstrap
capacitor, therefore re-establishing the condition that will
determine again the occurrence of the large current
increase in the IGBT, it is recommended to monitor the
SY_FLT output pin. Should the SY_FLT output pin go
low during the start-up sequence, the controller must
interpret a power inverter failure is present, and stop the
start-up sequence.
1.6 Output Stage
The structure is shown in Fig. 13 and consists of two
turn on stages and one turn off stage. When the driver
turns on the IGBT (see Fig. 8), a first stage is activated
while an additional stage is maintained in the active state
for a limited time (t
driving capability in order to accommodate both a fast
gate charge to the plateau voltage and dV/dt control in
switching.
At turn off, a single n-channel sinks up to 3 A (I
offers a low impedance path to prevent the self-turn on
due to the parasitic Miller capacitance in the power
switch.
1.7 Timing and Logic State Diagrams Description
The following figures show the input/output logic
diagram. Figure 17 shows the SY_FLT and FAULT/SD
signals as outputs, whereas Fig. 18 shows them as
inputs.
1.
2.
3.
Desaturation detection event: the FAULT/SD
pin is latched low when SSD is over, and only a
FLT_CLR signal can reset it;
Undervoltage on V
forced low and held until the undervoltage is
active. This event is not latched;
FAULT/SD is externally driven low either from
the controller or from another IR2114/IR2214
device. This event is not latched; therefore the
FLT_CLR
FAULT/SD becomes high the device returns to
its normal operating mode.
IR2114/IR2214SSPbF
cannot
on1
). This feature boosts the total
CC
© 2009 International Rectifier
disable
: the FAULT/SD pin is
it.
Only
O-
when
) and