A3977SLP Allegro Microsystems Inc, A3977SLP Datasheet - Page 16
![no-image](/images/manufacturer_photos/0/0/32/allegro_microsystems_inc_sml.jpg)
A3977SLP
Manufacturer Part Number
A3977SLP
Description
IC MOTOR DRVR PWM DUAL 28TSSOP
Manufacturer
Allegro Microsystems Inc
Specifications of A3977SLP
Applications
Stepper Motor Driver
Number Of Outputs
1
Current - Output
±2.5A
Voltage - Load
8 V ~ 35 V
Voltage - Supply
3 V ~ 5.5 V
Operating Temperature
-20°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
28-TSSOP Exposed Pad, 28-eTSSOP, 28-HTSSOP
Operating Current
12mA
Operating Temperature Classification
Commercial
Package Type
TSSOP EP
Operating Supply Voltage (min)
3V
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (max)
5.5V
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
A3977SLP
Manufacturer:
ALLE
Quantity:
5 510
Part Number:
A3977SLP
Manufacturer:
N/A
Quantity:
20 000
Company:
Part Number:
A3977SLPT
Manufacturer:
ALLE
Quantity:
5 510
Company:
Part Number:
A3977SLPT
Manufacturer:
ROHM
Quantity:
5 510
Part Number:
A3977SLPT
Manufacturer:
ALLEGRO/雅丽高
Quantity:
20 000
Part Number:
A3977SLPTR-T
Manufacturer:
ALLEGRO/雅丽高
Quantity:
20 000
A3977
Terminal
Name
GND
SENSE
HOME
DIR
OUT
NC
PFD
RC
GND
AGND
REF
RC
LOGIC SUPPLY
NC
OUT
MS
MS
SENSE
GND
LOAD SUPPLY
SR
RESET
OUT
NC
STEP
V
PGND
GND
V
CP
CP
NC
OUT
ENABLE
SLEEP
LOAD SUPPLY
* AGND and PGND on the TSSOP package must be connected together externally.
REG
CP
1
2
1
2
2
1
1A
2A
2B
1B
1
2
2
1
Terminal Description
Analog and power ground
Sense resistor for bridge 1
Logic output
Logic Input
DMOS H bridge 1 output A
No (internal) connection
Mixed decay setting
Analog Input for fi xed offtime – bridge 1
Analog and power ground
Analog ground
Gm reference input
Analog input for fi xed offtime – bridge 2
V
No (internal) connection
DMOS H bridge 2 output A
Logic input
Logic input
Sense resistor for bridge 2
Analog and power ground
V
Logic input
Logic input
DMOS H bridge 2 output B
No (internal) connection
Logic input
Regulator decoupling
Power ground
Analog and power ground
Reservoir capacitor
Charge pump capacitor
Charge pump capacitor
No (internal) connection
DMOS H bridge 1 output B
Logic input
Logic input
V
DD
BB2
BB1
, the logic supply voltage
, the load supply for bridge 2
, the load supply for bridge 1
Microstepping DMOS Driver with Translator
Terminal List
(TSSOP)
21*
115 Northeast Cutoff
1.508.853.5000; www.allegromicro.com
Allegro MicroSystems, Inc.
Worcester, Massachusetts 01615-0036 U.S.A.
LP
10
12
13
14
15
16
17
18
19
20
22
23
24
25
26
27
28
7*
11
–
1
2
3
4
–
5
6
–
8
9
–
–
–
–
–
22, 23, 24
33, 34, 35
11, 12, 13
(PLCC)
44, 1, 2
29, 30
7, 8
ED
10
14
15
16
17
18
19
20
21
25
26
27
28
31
32
36
37
38
39
40
41
42
43
3
4
5
6
9
–
–
16