ADR365AUJZ-R2 Analog Devices Inc, ADR365AUJZ-R2 Datasheet - Page 17
![IC VOLT REF 5.0V 25PPM TSOT-23-5](/photos/7/51/75101/uj-5_sml.jpg)
ADR365AUJZ-R2
Manufacturer Part Number
ADR365AUJZ-R2
Description
IC VOLT REF 5.0V 25PPM TSOT-23-5
Manufacturer
Analog Devices Inc
Datasheet
1.ADR366AUJZ-R2.pdf
(20 pages)
Specifications of ADR365AUJZ-R2
Temperature Coefficient
25ppm/°C
Reference Type
Series
Voltage - Output
5V
Tolerance
±0.16%
Voltage - Input
5.3 ~ 15 V
Number Of Channels
1
Current - Quiescent
190µA
Current - Output
5mA
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Package / Case
TSOT-23-5, TSOT-5, TSOP-5
Topology
Series
Input Voltage
5.3V To 15V
Reference Voltage
5V
Reference Voltage Tolerance
8mV
Voltage Reference Case Style
TSOT
No. Of Pins
5
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Cathode
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
ADR365AUJZ-R2TR
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADR365AUJZ-R2
Manufacturer:
ADI/亚德诺
Quantity:
20 000
APPLICATIONS INFORMATION
BASIC VOLTAGE REFERENCE CONNECTION
The circuit in Figure 33 illustrates the basic configuration for
the ADR36x family. Decoupling capacitors are not required for
circuit stability. The ADR36x family is capable of driving
capacitive loads from 0 μF to 10 μF. However, a 0.1 μF ceramic
output capacitor is recommended to absorb and deliver the
charge, as is required by a dynamic load.
Stacking Reference ICs for Arbitrary Outputs
Some applications require two reference voltage sources, which
are a combined sum of standard outputs. Figure 34 shows how
this stacked output reference can be implemented.
V
IN
0.1µF
Figure 34. Stacking Voltage References with the ADR36x
INPUT
0.1µF
0.1µF
Figure 33. Basic Configuration for the ADR36x Family
C2
C1
1
2
3
1
2
3
1
2
3
NC
GND
V
NC
GND
V
NC
GND
V
IN
IN
IN
ADR36x
ADR36x
ADR36x
TRIM
V
TRIM
V
OUT
OUT
5
4
5
4
TRIM
V
OUT
5
4
OUTPUT
0.1µF
ADR360/ADR361/ADR363/ADR364/ADR365/ADR366
V
V
OUT2
OUT1
Rev. D | Page 17 of 20
Two reference ICs are used and fed from an unregulated input,
V
which provides two output voltages, V
the terminal voltage of U1, and V
and the terminal voltage of U2. U1 and U2 are chosen for the
two voltages that supply the required outputs (see Table 10). For
example, if both U1 and U2 are ADR361s, V
V
Table 10. Output
U1/U2
ADR361/ADR365
ADR361/ADR361
ADR365/ADR361
Negative Precision Reference Without Precision
Resistors
A negative reference is easily generated by adding an op amp,
A1 (see Figure 35). V
therefore the negative reference can be taken directly from the
output of the op amp. The op amp must be dual-supply, low
offset, and rail-to-rail if the negative supply voltage is close to
the reference output.
IN
OUT2
. The outputs of the individual ICs are connected in series,
is 5.0 V.
+V
DD
–V
REF
Figure 35. Negative Reference
OUTF
and V
1
2
3
NC
GND
V
IN
OUTS
ADR36x
OUT2
–V
are at virtual ground and
DD
V
2.5
2.5
5
is the sum of this voltage
OUT1
A1
OUT1
+
–
and V
(V)
TRIM
V
OUT
OUT1
5
4
OUT2
is 2.5 V and
V
7.5
5.0
7.5
. V
OUT2
OUT1
(V)
is