HIP6019BCBZ Intersil, HIP6019BCBZ Datasheet
HIP6019BCBZ
Specifications of HIP6019BCBZ
Available stocks
Related parts for HIP6019BCBZ
HIP6019BCBZ Summary of contents
Page 1
... OCSET1 VSEN1 22 PART NUMBER 21 FB1 HIP6019BCB 20 COMP1 HIP6019BCBZ 19 FB3 (See Note) 18 GATE3 Add “-T” suffix for tape and reel. 17 GND NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are ...
Page 2
Block Diagram + 2 HIP6019B FN4587.1 April 13, 2005 ...
Page 3
Simplified Power System Diagram + OUT2 V OUT3 V OUT4 Typical Application +12V IN + OUT2 OUT2 3.0V TO 3.5V C OUT2 CR2 Q4 V OUT3 1.5V C OUT3 V OUT4 2.5V ...
Page 4
Absolute Maximum Ratings Supply Voltage .+15V CC ...
Page 5
Electrical Specifications Recommended Operating Conditions, Unless Otherwise Noted. Refer to Figures 1, 2 and 3 (Continued) PARAMETER PWM CONTROLLER ERROR AMPLIFIERS DC Gain Gain-Bandwidth Product Slew Rate PWM CONTROLLER GATE DRIVERS Drive1 (and 2) Source Drive1 (and 2) Sink Lower ...
Page 6
Functional Pin Description VSEN1, VSEN2 (Pins 22 and 15) These pins are connected to the PWM converters’ output voltages. The PGOOD and OVP comparator circuits use these signals to report output voltage status and for over- voltage protection. VSEN2 provides ...
Page 7
Description Operation The HIP6019B monitors and precisely controls 4 output voltage levels (Refer to Figures 1, 2, and 3 designed for microprocessor computer applications with 5V power and 12V bias input from a PS2 or ATX power supply. ...
Page 8
C is fully charged (UP signal), such that an SS under-voltage event on either linear output (FB3 or FB4) is ignored until after the soft-start interval (approximately T3 in Figure 6). At start-up, this allows V OUT3 up ...
Page 9
OVER-CURRENT TRIP: V > SET (I • r > I • DS(ON) OCSET OCSET OCSET I OCSET 200µA VCC DRIVE UGATE OC2 + PHASE - OVER- CURRENT2 PWM GATE CONTROL HIP6019B FIGURE 9. OVER-CURRENT DETECTION ...
Page 10
... Careful component selection, tight layout of the critical components, and short, wide circuit traces minimize the magnitude of voltage spikes. Contact Intersil for evaluation board drawings of the component placement and printed circuit board. There are two sets of critical components in a DC-DC converter using a HIP6019B controller ...
Page 11
V at the PHASE node. The PWM wave is smoothed by IN the output filter (L and OSC DRIVER ...
Page 12
PHASE pulse-widths and increased output voltage ripple. The HIP6019B avoids this problem by o synchronizing the two converters 180 settings above, and including 2.5V. This is accomplished by inverting ...
Page 13
The response time to a transient is different for the application of load and the removal of load. The following equations give the approximate response time interval for application and removal of a transient load: × ...
Page 14
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...
Page 15
+5V IN 1µH 30A + C1-4 GND 4x1000µF 1000pF Q3 HUF76137S3S V OUT2 L2 (3.3V) 5.2µH + C19-23 R3 5x1000µF 4.99K C37 R5 3.32K 0.68µF R21 10pF R7 R6 5.11K 220K Q4 HUF75307D3S V OUT3 R11 ...