ISL6236IRZA-TKR5281 Intersil, ISL6236IRZA-TKR5281 Datasheet
ISL6236IRZA-TKR5281
Specifications of ISL6236IRZA-TKR5281
Related parts for ISL6236IRZA-TKR5281
ISL6236IRZA-TKR5281 Summary of contents
Page 1
... MARKING (°C) ISL6236IRZA ISL6236 IRZ -40 to +100 32 Ld 5x5 QFN L32.5x5B ISL6236IRZA-T* ISL6236 IRZ -40 to +100 32 Ld 5x5 QFN *Please refer to TB347 for details on reel specifications. NOTES: 1. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, ...
Page 2
Pinout EN LDO LDOREFIN 2 ISL6236 ISL6236 (32 LD 5x5 QFN) TOP VIEW REF 1 TON 2 VCC 3 4 VREF3 5 VIN 6 LDO ...
Page 3
... Thermal Resistance (Typical QFN (Notes Operating Temperature Range . . . . . . . . . . . . . . . .-40°C to +100°C Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +150°C Storage Temperature Range . . . . . . . . . . . . . . . . . .-65°C to +150°C Pb-free reflow profile . . . . . . . . . . . . . . . . . . . . . . . . . .see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp , and REF, V REF3 IN = -40°C to +100°C, unless otherwise noted. Typical values are ...
Page 4
Electrical Specifications No load on LDO, OUT1, OUT2, V VEN_LDO = 5V, T limits apply over the operating temperature range, -40°C to +85°C. (Continued) PARAMETER Current-Limit Threshold (Positive, Adjustable) Zero-Current Threshold Current-Limit Threshold (Negative, Default) SKIP = VCC, GND - ...
Page 5
Electrical Specifications No load on LDO, OUT1, OUT2, V VEN_LDO = 5V, T limits apply over the operating temperature range, -40°C to +85°C. (Continued) PARAMETER Undervoltage-Lockout Fault Threshold LDO 5V Bootstrap Switch Threshold to BYP Rising edge at BYP regulation ...
Page 6
Electrical Specifications No load on LDO, OUT1, OUT2, V VEN_LDO = 5V, T limits apply over the operating temperature range, -40°C to +85°C. (Continued) PARAMETER LDOREFIN Input Voltage SKIP Input Voltage TON Input Voltage EN1, EN2 Input Voltage EN LDO ...
Page 7
Pin Descriptions PIN NUMBER NAME REF 2V Reference Output. Bypass to GND with a 0.1µF (min) capacitor. REF can source up to 50µA for external loads. 1 Loading REF degrades FB and output accuracy according to the REF load-regulation error. ...
Page 8
Pin Descriptions (Continued) PIN NUMBER NAME GND Analog Ground for both SMPS and LDO. Connect externally to the underside of the exposed pad. 21 PGND Power Ground for SMPS controller. Connect PGND externally to the underside of the exposed pad. ...
Page 9
Typical Performance Curves 7V SKIP MODE 12V IN 7V PWM MODE 25V IN 7V ULTRA SKIP MODE 25V IN 12V SKIP MODE 25V IN 12V PWM MODE IN 100 0.001 ...
Page 10
Typical Performance Curves 7V SKIP MODE 12V IN 7V PWM MODE 25V IN 7V ULTRA SKIP MODE 25V IN 12V SKIP MODE 25V IN 12V PWM MODE IN 2.5 2.0 1.5 1.0 0.5 0.0 0.001 0.010 0.100 OUTPUT LOAD (A) ...
Page 11
Typical Performance Curves 1.518 1.516 1.514 NO LOAD PWM 1.512 1.510 MAX LOAD PWM 1.508 1.506 1.504 INPUT VOLTAGE (V) FIGURE 15 1.5V OUTPUT VOLTAGE REGULATION OUT1 vs V (PWM MODE) IN ...
Page 12
Typical Performance Curves 300 250 200 PWM 150 100 ULTRA-SKIP 50 0 0.001 0.010 0.100 OUTPUT LOAD (A) FIGURE 21 1.05V FREQUENCY vs LOAD OUT2 250 PWM 200 150 100 ULTRA-SKIP 50 SKIP 0 0.001 0.010 0.100 OUTPUT ...
Page 13
Typical Performance Curves 450 400 350 PWM 300 250 200 150 ULTRA-SKIP 100 50 0 0.001 OUTPUT LOAD (A) FIGURE 27 FREQUENCY vs LOAD OUT1 5.04 5.02 BYP = 0V 5.00 4.98 4.96 4.94 4.92 4.90 BYP ...
Page 14
Typical Performance Curves INPUT VOLTAGE (V) FIGURE 33. PWM NO LOAD INPUT CURRENT vs V (EN = EN2 = EN LDO = VCC) 177.5 177.0 176.5 176.0 ...
Page 15
Typical Performance Curves EN1 5V/DIV V 2V/DIV OUT1 IL1 2A/DIV POK1 2V/DIV FIGURE 39. START- (NO LOAD, PWM MODE) OUT1 EN2 5V/DIV V 2V/DIV OUT2 IL2 2A/DIV FIGURE 41. START- 3.3V (NO LOAD, SKIP MODE) ...
Page 16
Typical Performance Curves EN1 5V/DIV V 2V/DIV OUT2 POK1 5V/DIV POK2 5V/DIV FIGURE 45. DELAYED START-UP (V OUT1 EN2 = REF) LGATE1 5V/DIV V RIPPLE 50mV/DIV OUT1 IL1 5A/DIV V RIPPLE 50mV/DIV OUT2 FIGURE 47. LOAD TRANSIENT V LGATE1 5V/DIV ...
Page 17
Typical Performance Curves V OUT V 0.5V/DIV OUT2 REFIN2 0.5V/DIV LDO RIPPLE 50mV/DIV FIGURE 51. V TRACKING TO REFIN2 OUT2 EN1 5V/DIV V 0.5V/DIV OUT1 POK1 2V/DIV FIGURE 53. START- 1.5V (NO LOAD, SKIP MODE) OUT1 EN1 5V/DIV ...
Page 18
Typical Performance Curves EN2 5V/DIV V 0.5V/DIV OUT2 IL2 2A/DIV POK2 2V/DIV FIGURE 57. START- 1.05V (NO LOAD, OUT1 PWM MODE) EN2 5V/DIV V 0.5V/DIV OUT2 V 2V/DIV OUT1 POK2 5V/DIV POK1 5V/DIV FIGURE 59. DELAYED START-UP (V ...
Page 19
Typical Performance Curves LGATE1 5V/DIV V RIPPLE 50mV/DIV OUT1 IL1 5A/DIV V OUT2 FIGURE 63. LOAD TRANSIENT V OUT1 Typical Application Circuits The typical application circuits (Figures 66, 67 and 68) generate the 5V/7A, 3.3V/11A, 1.25V/5A, dynamic voltage/10A, 1.5V/5A, 1.05V/5A ...
Page 20
In addition, SMPS2 can also use REFIN2 to track its output from 0.5V to 2.50V. The ISL6236 contains fault-protection circuits that monitor the main PWM outputs for undervoltage and overvoltage conditions. A power-on sequence block controls the power-up timing ...
Page 21
VIN: 5.5V TO 25V C8 1µF C10 10µF Q3a SI4816BDY OUT1 – PCI-e C9 L1: 3.3µH 1.25V/5A 0.1µF Q3b C11 C11 330µF 9mΩ 6.3V VCC R1 7.87kΩ 5V FB1 TIED TO GND = 5V FB1 TIED TO VCC = 1.5V ...
Page 22
VIN: 5.5V TO 25V C8 1µF C10 10µF SI4816BDY Q3a OUT1 C9 L1: 3.3µH 1.5V/5A 0.1µF Q3b C11 C11 330µF 9mΩ 6.3V VCC 3.3V VCC FB1 TIED TO GND = 5V FB1 TIED TO VCC = 1.5V R3 200kΩ ON ...
Page 23
VIN: 5.5V TO 25V C10 10µF Q3 IRF7807V C9 C9 OUT1 L1: 4.7µH 0.1µF 5V/7A Q4 C11 IRF7811AV 330µF 9mΩ 6.3V VCC FB1 TIED TO GND = 5V 0.1µF C12 D1a FB1 TIED TO VCC = 1.5V ...
Page 24
I BOOT1 UGATE1 PHASE1 PVCC LGATE1 SYNCHRONOUS PWM BUCK GND CONTROLLER ILIM1 SECFB FB1 OUT1 OUT1 BYP SW THRESHOLD LDO LDO LDOREFIN VIN EN LDO POWER-ON POWER-ON SQUENCE EN1 SEQUENCE CLEAR FAULT CLEAR FAULT LATCH LATCH EN2 24 ISL6236 TON ...
Page 25
ON VIN VIN ILIM 5µA VCC PHASE OUT FB DECODER FB Automatic Pulse-Skipping Switchover (Idle Mode) In Idle Mode (SKIP = GND), an inherent automatic switchover to PFM takes place at light loads. This switchover is affected by a ...
Page 26
Penalties for using higher inductor values include larger physical size and degraded load-transient response (especially at low input-voltage levels). DC output accuracy specifications refer to the ...
Page 27
VC8. As LGATE1 transitions low on the next cycle, C will charge C to its voltage minus a diode drop through 14 D2a. Finally, C charges C through D2b when LAGET1 14 15 switched to high. CP output voltage ...
Page 28
BOOT BOOT BOOT BOOT BOOT 10Ω 10 UGATE UGATE UGATE UGATE C BOOT PHASE ISL88732 ISL88732 ISL88733 ISL88733 ISL6236 ISL6236 ISL88734 ISL88734 FIGURE 75. REDUCING THE SWITCHING-NODE RISE TIME The internal pull-down transistors ...
Page 29
OVERVOLTAGE PROTECTION When the output voltage 11% (16% for V OUT1 above the set voltage, the overvoltage fault protection activates. This latches on the synchronous rectifier MOSFET with 100% duty cycle, rapidly discharging the output capacitor until ...
Page 30
VEN LDO VEN1 (V) Low Low “>2.5” → High Low “>2.5” → High High “>2.5” → High High “>2.5” → High Low “>2.5” → High High “>2.5” → High REF Adjustable-Output Feedback (Dual-Mode FB) Connect FB1 to GND to enable ...
Page 31
UGATE2 UGATE2 UGATE UGATE ISL88732 ISL88732 ISL88733 ISL88733 ISL6236 ISL6236 ISL88734 ISL88734 LGATE2 LGATE LGATE LGATE2 VOUT VOUT OUT2 OUT2 REFIN2 REFIN2 FIGURE 77. SETTING V WITH A VOLTAGE ...
Page 32
ESR and voltage rating rather than by capacitance value (this is true of tantalum, OS-CON, and other electrolytic-type capacitors). When using low-capacity filter capacitors such as polymer types, capacitor size is usually determined by the capacity required to ...
Page 33
The absolute worst case for MOSFET power dissipation occurs under heavy overloads that are greater than I but are not quite high enough to exceed the LOAD(MAX) current limit and cause the fault latch to trip. To protect against this ...
Page 34
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...
Page 35
Package Outline Drawing L32.5x5B 32 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 2, 11/07 5.00 6 PIN 1 INDEX AREA (4X) 0.15 TOP VIEW ( 4. 80 TYP ) ( TYPICAL RECOMMENDED LAND PATTERN 35 ISL6236 A ...