ISL6530CBZ Intersil, ISL6530CBZ Datasheet - Page 14
![no-image](/images/manufacturer_photos/0/3/341/intersil_sml.jpg)
ISL6530CBZ
Manufacturer Part Number
ISL6530CBZ
Description
IC CONTROLLER INTEL 24SOIC
Manufacturer
Intersil
Datasheet
1.ISL6530CB-T.pdf
(17 pages)
Specifications of ISL6530CBZ
Applications
Controller, Intel Pentium® III, IV
Voltage - Input
4.5 ~ 5.5 V
Number Of Outputs
2
Voltage - Output
2.5V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
24-SOIC (7.5mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Ensure that both MOSFETs are within their maximum junction
temperature at high ambient temperature by calculating the
temperature rise according to package thermal-resistance
specifications. A separate heatsink may be necessary
depending upon MOSFET power, package type, ambient
temperature and air flow.
Given the reduced available gate bias voltage (5V), logic-
level or sub-logic-level transistors should be used for both N-
MOSFETs. Caution should be exercised when using devices
with very low gate thresholds (V
protection circuitry may be circumvented by these
MOSFETs. Very high dv/dt transitions on the phase node
may cause the Miller capacitance to couple the lower gate
with the phase node and cause an undesireable turn on of
the lower MOSFET while the upper MOSFET is on.
Bootstrap Component Selection
External bootstrap components, a diode and capacitor, are
required to provide sufficient gate enhancement to the upper
MOSFET. The internal MOSFET gate driver is supplied by
the external bootstrap circuitry as shown in Figure 10. The
boot capacitor, C
referenced to the PHASE pin. This supply is refreshed each
cycle, when D
boot diode drop, V
Just after the PWM switching cycle begins and the charge
transfer from the bootstrap capacitor to the gate capacitance
is complete, the voltage on the bootstrap capacitor is at its
lowest point during the switching cycle. The charge lost on
the bootstrap capacitor will be equal to the charge
transferred to the equivalent gate-source capacitance of the
upper MOSFET as shown:
where Q
MOSFET, C
the bootstrap voltage immediately before turn-on, and
V
Q
BOOT2
GATE
+
-
ISL6530
FIGURE 10. UPPER GATE DRIVE BOOTSTRAP
GATE
=
is the bootstrap voltage immediately after turn-on.
C
BOOT
BOOT
BOOT
is the maximum total gate charge of the upper
BOOT
GND
×
D
is the bootstrap capacitance, V
UGATEn
PHASEn
BOOTn
LGATEn
, plus the voltage rise across Q
(
D
conducts, to a voltage of VCC less the
V
BOOT
BOOT1
, develops a floating supply voltage
VCC
C
+
-
V
14
BOOT
–
D
V
TH
BOOT2
). The shoot-through
Q
Q
V
UPPER
LOWER
IN
)
NOTE:
V
NOTE:
V
G-S
G-S
ª V
BOOT1
ª V
LOWER
CC
CC
-V
D
is
.
ISL6530
The bootstrap capacitor begins its refresh cycle when the
gate drive begins to turn-off the upper MOSFET. A refresh
cycle ends when the upper MOSFET is turned on again,
which varies depending on the switching frequency and
duty cycle.
The minimum bootstrap capacitance can be calculated by
rearranging the previous equation and solving for C
Typical gate charge values for MOSFETs considered in
these types of applications range from 20 to 100nC. Since
the voltage drop across Q
simply VCC - V
minimize the voltage drop across the bootstrap capacitor
during the on-time of the upper MOSFET. Initial calculations
with V
bootstrap capacitor range.
For example, consider an upper MOSFET is chosen with a
maximum gate charge, Q
drop across the bootstrap capacitor to 1V results in a value
of no less than 0.1µF. The tolerance of the ceramic capacitor
should also be considered when selecting the final bootstrap
capacitance value.
A fast recovery diode is recommended when selecting a
bootstrap diode to reduce the impact of reverse recovery
charge loss. Otherwise, the recovery charge, Q
have to be added to the gate charge of the MOSFET and
taken into consideration when calculating the minimum
bootstrap capacitance.
C
BOOT
BOOT2
≥
---------------------------------------------------- -
V
BOOT1
no less than 4V will quickly help narrow the
D
Q
. A Schottky diode is recommended to
GATE
–
V
BOOT2
g
LOWER
, of 100nC. Limiting the voltage
is negligible, V
November 15, 2004
RR
BOOT1
, would
BOOT
FN9052.2
is
.