ISL6424ERZ Intersil, ISL6424ERZ Datasheet
ISL6424ERZ
Specifications of ISL6424ERZ
Related parts for ISL6424ERZ
ISL6424ERZ Summary of contents
Page 1
... C input. PART # * ISL6424ER ISL6424ERZ (Note) ISL6424ERZ - 5x5 QFN *Add “-T” suffix for tape and reel. NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations ...
Page 2
Pinout ISL6424 (QFN) TOP VIEW PGND2 1 CS2 2 SGND 3 SEL18V1 4 ISL6424ER SEL18V2 5 BYP 6 PGND1 7 GATE1 ISL6424 26 25 CPSWOUT 24 ...
Page 3
Block Diagram OLF1 OVERCURRENT COUNTER PROTECTION DCL LOGIC SCHEME 1 PWM OC1 LOGIC GATE1 8 Q CLK1 S PGND1 7 ILIM1 CS - AMP CS1 ∑ 9 SLOPE COMPENSATION COMP1 11 - FB1 10 VREF1 VSW1 12 VO1 19 ON ...
Page 4
Typical Application Schematic P1 VIN P2 GND 5.1 1500pF L3 D1 100nH STPS2L40U C25 + C4 C27A C27B C5 1µF 1µF 10µF 10µF 56µ 33pF P3 VOUT1 SP1 D3 C21 STPS2L40U 0.1µF P4 GND ...
Page 5
Absolute Maximum Ratings Supply Voltage 8.0V to 18.0V CC Logic Input Voltage Range ...
Page 6
Electrical Specifications V = 12V LLC1 = LLC2 = L, ENT1 = ENT2 = L, DCL = L, DSQIN1 = DSQIN2 = L, Iout = 12mA, unless otherwise noted. See software description section for I PARAMETER 22kHz TONE ...
Page 7
Typical Performance Curves NOTE: With both channels in simultaneous operation at rated output Functional Pin Description SYMBOL FUNCTION 2 SDA Bidirectional data from/ bus. 2 SCL Clock from I C bus. VSW1, 2 Input of the linear post-regulator. ...
Page 8
When the ENT1/2 bit is set HIGH, a continuous 22kHz tone is generated regardless of the DSQIN1/2 pin logic status for the corresponding regulator channel (LNB-A or LNB-B). The ENT1/2 bit must be set LOW when the DSQIN1 and/or DSQIN2 ...
Page 9
The level of logic “0” and logic “1” is dependent of associated value per electrical specification table. One clock pulse is DD generated for each data bit ...
Page 10
System Register Format • Read and Write bit • Read-only bit • All bits reset Power- SR1 DCL SR2 ISEL2 2 Transmitted Data ( ...
Page 11
Received Data ( bus READ MODE The ISL6424 can provide to the master a copy of the system 2 register information via the I C bus in read mode. The read mode is Master activated by sending ...
Page 12
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...