MAX15036ATE+ Maxim Integrated Products, MAX15036ATE+ Datasheet - Page 12
![IC DC/DC CONV 3A 16-TQFN-EP](/photos/6/66/66627/16-tqfn_21-0140l_sml.jpg)
MAX15036ATE+
Manufacturer Part Number
MAX15036ATE+
Description
IC DC/DC CONV 3A 16-TQFN-EP
Manufacturer
Maxim Integrated Products
Type
Step-Down (Buck), Step-Up (Boost)r
Datasheet
1.MAX15036ATEVT.pdf
(25 pages)
Specifications of MAX15036ATE+
Internal Switch(s)
Yes
Synchronous Rectifier
No
Number Of Outputs
1
Voltage - Output
0.6 ~ 28 V
Current - Output
3A
Frequency - Switching
200kHz ~ 2.2MHz
Voltage - Input
4.5 ~ 23 V
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Package / Case
16-TQFN Exposed Pad
Power - Output
2.67W
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
EN is an active-high input that turns the MAX15036/
MAX15037 on and off. EN is a TTL-logic input with 2.0V
and 0.8V logic-high and low levels, respectively. When
EN is asserted high, the internal digital soft-start cycle
slowly ramps up the internal reference and provides
some soft-start at the output. Hysteresis provides immu-
nity to the glitches during logic turn-on of the converter.
Large voltage variations at EN can interrupt the soft-start
sequence and can cause a latch-up. Ensure that EN
remains high for at least 5ms once it is asserted. Force
EN low to turn off the internal power MOSFET and cause
RESET to go low (MAX15036) or cause PGOOD to go
low (MAX15037). Connect EN to V
The MAX15036/MAX15037 include UVLO with hystere-
sis to prevent chattering during startup. The UVLO cir-
cuit holds the MAX15036/MAX15037 off until V+
reaches 4.5V and turns the devices off when V+ falls
below 4.3V. The MAX15036/MAX15037 also offer a
soft-start feature that reduces surge currents and
glitches on the input during turn-on. During turn-on
when the UVLO threshold is reached or EN goes from
low to high, the digital soft-start ramps up the reference
(V
or V+ low), the reference is reduced to zero slowly. The
soft-start and soft-stop periods (t
the internal oscillator. To calculate the soft-start/soft-stop
period use the following equation:
f
The clock frequency (or switching frequency) is gener-
ated internally and is adjustable through an external
resistor connected from OSC to SGND. The relationship
between R
The adjustment range for f
2.2MHz.
Connect a logic-level clock between 200kHz to 2.2MHz
at SYNC to externally synchronize the MAX15036/
MAX15037’s oscillator (see Figure 8). The MAX15036/
MAX15037 synchronize to the rising edge of the SYNC
clock. The rising edge of the SYNC clock corresponds to
2.2MHz, 3A Buck or Boost Converters
with an Integrated High-Side Switch
12
SW
BYPASS
is the switching frequency of the converter.
______________________________________________________________________________________
) in 64 steps. During a turn-off (by driving EN
OSC
(SYNC)/Clock Output (CLKOUT)
and f
R
OSC
SW
Oscillator/Synchronization
t
SS
=
is:
125 10
=
4096
f
×
SW
f
Soft-Start/Soft-Stop
SW
SW
SS
8
L
Ω /
) are 4096 cycles of
is from 200kHz to
when not used.
s
Enable
the turn-on edge of the internal n-channel power MOSFET
with a fixed propagation delay. When operating the
MAX15036/MAX15037 with an external SYNC clock,
R
frequency so that (0.8 x f
minimum pulse width for f
to SGND if synchronization is not used.
The CKO output (MAX15036 only) is a logic-level clock
with the same frequency as f
shift with respect to SYNC clock. Two MAX15036s can
be connected in a master/slave configuration for two-
phase (180°) interleaved operation. The CKO output of
the master drives the SYNC input of the slave to form a
dual-phase converter. To achieve the 180° out-of-phase
operation, program the internal switching frequency of
both converters close to each other by using the same
R
figuration using external clock, program the internal
switching frequency using R
clock frequency (f
(see Figure 8). Any difference in the internal switching
frequency and f
master and slave converters use the same power
source, and share input bypass capacitors, the effec-
tive switching frequency at the input is twice the switch-
ing frequency of the individual converter. Higher ripple
frequency at the input capacitor means a lower RMS
ripple current into the capacitor.
The MAX15036/MAX15037 protect against output over-
load and short-circuit conditions when operated in a
buck configuration. An internal current-sensing stage
develops a voltage proportional to the instantaneous
switch current. When the switch current reaches 4.6A
(typ), the power MOSFET turns off and remains off until
the next on cycle.
During a severe overload or short-circuit condition when
the output voltage is pulled to ground, the discharging
slope of the inductor is V
chronous FET), or V
diode) divided by L. The short off-time does not allow
the current to properly ramp down in the inductor, caus-
ing a dangerous current runaway and possibly destruc-
tion of the device. To prevent this, the MAX15036/
MAX15037 include a frequency foldback feature. When
the current limit is detected the frequency is reduced to
1/4th of the programmed switching frequency. When the
output voltage falls below 1/3rd of its nominal set point
(V
cycle is initiated. This reduces the RMS current sourced
by the converter during the fault condition.
OSC
OSC
FB
= 0.2V), the converter is turned off and soft-start
value. When synchronizing the master-slave con-
must be installed. Program the internal switching
SYNC
SYNC
F
changes the phase delay. If both
(the voltage across the rectifying
) for 180° ripple phase operation
SYNC
DS
SYNC
(the voltage across the syn-
) ≤ f
OSC
SW
is 100ns. Connect SYNC
SW
and with 115° phase
close to the external
≤ (1.2 x f
Current Limit
SYNC
). The