DS34T101GN+ Maxim Integrated Products, DS34T101GN+ Datasheet
DS34T101GN+
Specifications of DS34T101GN+
Related parts for DS34T101GN+
DS34T101GN+ Summary of contents
Page 1
... Operates from Only Two Clock Signals, One for Clock Recovery and One for Packet Processing Glueless SDRAM Buffer Management Low-Power 1.8V Core, 3.3V I/O See detailed feature list in Section 5. PART DS34T101GN DS34T101GN+ DS34T102GN 10/100 Ethernet DS34T102GN+ xMII MAC DS34T104GN DS34T104GN+ ...
Page 2
DS34T101, DS34T102, DS34T104, DS34T108 1 Applicable Standards Table 1-1. Applicable Standards SPECIFICATION ANSI T1.102 Digital Hierarchy—Electrical Interfaces, 1993 T1.107 Digital Hierarchy—Formats Specification, 1995 T1.231.02 Digital Hierarchy—Layer 1 In-Service Digital Transmission Performance Monitoring, 2003 T1.403 Network and Customer Installation Interfaces—DS1 ...
Page 3
DS34T101, DS34T102, DS34T104, DS34T108 SPECIFICATION O.161 In-Service Code Violation Monitors for Digital Systems (1993) Y.1413 TDM-MPLS Network Interworking – User Plane Interworking (03/2004) Y.1414 Voice Services–MPLS Network Interworking (07/2004) Y.1452 Voice Trunking over IP Networks (03/2006) Y.1453 TDM-IP Interworking ...
Page 4
DS34T101, DS34T102, DS34T104, DS34T108 The CESoPSN payload-type machine maps and demaps structured E1, T1 data flows into and out of IP, MPLS or Ethernet packets with static assignment of timeslots inside a bundle according to ITU-T ...
Page 5
DS34T101, DS34T102, DS34T104, DS34T108 3 Application Examples In Figure 3-1, a DS34T10x device is used in each TDMoP gateway to map TDM services into a packet-switched metropolitan network. TDMoP data is carried over various media: fiber, wireless, G/EPON, coax, ...
Page 6
DS34T101, DS34T102, DS34T104, DS34T108 Figure 3-2. TDMoP in Cellular Backhaul Other Possible Applications Point-to-Multipoint TDM Connectivity over IP/Ethernet The DS34T10x devices support NxDS0 TDMoP connections (known as bundles) with or without CAS (Channel Associated Signaling). There is no need ...
Page 7
DS34T101, DS34T102, DS34T104, DS34T108 4 Block Diagram Figure 4-1. Top-Level Block Diagram RESREF LIUDn RCLKn (out)/RCLKFn (in) RDATFn RLOFn/RLOSn RSERn RFSYNCn/RMSYNCn RSYSCLKn RSYNCn TDMn_RCLK TDMn_RX TDMn_RX_SYNC TDMn_RSIG_RTS H_CPU_SPI_N DATA_31_16_N H_D[31:1] H_D[0] / SPI_MISO H_AD[24:1] H_CS_N H_R_W_N H_WR_BE[0]_N / SPI_CLK ...
Page 8
DS34T101, DS34T102, DS34T104, DS34T108 5 Features Global Features TDMoP Interfaces DS34T101: 1 E1/T1 LIU/Framer/TDMoP interface o DS34T102: 2 E1/T1 LIUs/Framers/TDMoP interfaces o DS34T104: 4 E1/T1 LIUs/Framers/TDMoP interfaces o DS34T108: 8 E1/T1 LIUs/Framers/TDMoP interfaces o All four devices: optionally ...
Page 9
DS34T101, DS34T102, DS34T104, DS34T108 T1 DSX-1 line build-outs T1 CSU line build-outs of 0dB, -7.5dB, -15dB, and -22.5dB E1 waveforms include G.703 waveshapes for both 75 coax and 120 twisted-pair cables Several local and remote ...
Page 10
DS34T101, DS34T102, DS34T104, DS34T108 Ability to calculate and check CRC-6 according to the Japanese standard Ability to generate RAI (yellow alarm) according to the Japanese standard conversion Framer/Formatter TDM Interface Independent two-frame ...
Page 11
DS34T101, DS34T102, DS34T104, DS34T108 TDMoP Bundles 64 independent bundles, each can be assigned to any TDM interface Each bundle carries a data stream from one TDM interface over IP/MPLS/Ethernet PSN from TDMoP source device to TDMoP destination ...
Page 12
DS34T101, DS34T102, DS34T104, DS34T108 TDMoP CAS Support On-chip CAS handler terminates E1/T1 CAS when using AAL1/CESoPSN in structured-with-CAS mode. CPU intervention is not required for CAS handling. Test and Diagnostics IEEE 1149.1 JTAG support Per-channel ...
Page 13
DS34T101, DS34T102, DS34T104, DS34T108 6 Pin Descriptions Table 6-1. Short Pin Descriptions (1) PIN NAME TYPE Internal E1/T1 LIU Line Interface TXENABLE TTIPn, TRINGn Oa RTIPn, RRINGn Ia RXTSEL RESREF External E1/T1 LIU Interface TCLKOn O TDATFn O RCLKFn ...
Page 14
DS34T101, DS34T102, DS34T104, DS34T108 (1) PIN NAME TYPE MII_RX_DV I MII_RX_ERR I MII_COL I MII_CRS I MDC O MDIO IOpu Global Clocks CLK_SYS_S I CLK_SYS I CLK_CMN I CLK_HIGH I MCLK I CPU Interface H_CPU_SPI_N Ipu DAT_32_16_N Ipu H_D[31:1] ...
Page 15
DS34T101, DS34T102, DS34T104, DS34T108 Note 1: In pin names, the suffix “n” stands for port number: n for DS34S108; n for DS34S104; n=2 for DS34S102; n=1 for DS34S101. All pin names ending in “_N” are ...
Page 16
... Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time 2009 Maxim Integrated Products DESCRIPTION Maxim is a registered trademark of Maxim Integrated Products. PAGES CHANGED — 16, 24, 34, ...