V2DIP2-48 FTDI, Future Technology Devices International Ltd, V2DIP2-48 Datasheet - Page 11
![MOD MCU-USB HOST CTLR 40-DIP](/photos/28/37/283704/v2dip2-48_sml.jpg)
V2DIP2-48
Manufacturer Part Number
V2DIP2-48
Description
MOD MCU-USB HOST CTLR 40-DIP
Manufacturer
FTDI, Future Technology Devices International Ltd
Series
Vinculum-IIr
Datasheet
1.V2DIP2-48.pdf
(25 pages)
Specifications of V2DIP2-48
Main Purpose
Interface, USB 2.0 Host/Controller
Embedded
Yes, ASIC
Utilized Ic / Part
VNC2-48Q
Primary Attributes
Dual A-Type Connector, UART / Parallel FIFO / SPI Interfaces
Secondary Attributes
LED Status Indicators
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
768-1054
3.5 UART Interface
When the data and control buses are configured in UART mode, the interface implements a standard
asynchronous serial UART port with flow control. The UART can support baud rates from 300baud to
3Mbaud. The UART interface is described more fully in a Vinculum-II datasheet please refer to:-
website.
3.5.1 Signal Description – UART Interface
The UART signals can be programmed to a choice of I/O pin available. Table 3.4 explains the available
pins for each of the UART signals.
J2-8, J2-4, J1-7, J1-14, J1-19, J2-18,
J2-13
J2-7, J1-4, J1-8, J1-16, J1-20, J2-17
J2-6, J1-5, J1-10, J1-17, J2-20, J2-16
J2-5, JI-6, J1-11, J1-18, J2-19,
J2-14
J2-8, J2-4, J1-7, J1-14, J1-19, J2-18,
J2-13
J2-7, J1-4, J1-8, J1-16, J1-20, J2-17
J2-6, J1-5, J1-10, J1-17, J2-20, J2-16
J2-5, JI-6, J1-11, J1-18, J2-19,
J2-14
J2-8, J2-4, J1-7, J1-14, J1-19, J2-18,
J2-13
Table 3.4 - Data and Control Bus Signal Mode Options – UART Interface
Available Pins
Copyright © 2010 Future Technology Devices International Limited
`
uart_tx_active
uart_txd
uart_dcd#
uart_rxd#
uart_dsr#
uart_cts#
uart_dtr#
uart_rts#
uart_ri#
Name
V2DIP2-48 VNC2-48 Development Module Datasheet Version 1.01
Output
Output
Output
Output
Type
Input
Input
Input
Input
Input
Ring Indicator Control Input.
uart_ri# low can be used to resume
the PC USB Host controller from
suspend.
Enable Transmit Data for RS485
designs. uart_tx_active may be used
to signal that a transmit operation is
in progress.The uart_tx_active signal
will be set high one bit-time before
data is transmitted and return low
one bit time after the last bit of a
data frame has been transmitted
Transmit asynchronous data output
Data Acknowledge (Data Terminal
Data Carrier Detect Control Input
Receive asynchronous data input
Document Reference No.: FT_000237
Request To Send Control Output
Data Request (Data Set Ready
Clear To Send Control Input
Ready Control) Output
Control) Input
Description
Clearance No.: FTDI# 152
FTDI
10