DP83848I-MAU-EK National Semiconductor, DP83848I-MAU-EK Datasheet - Page 55

no-image

DP83848I-MAU-EK

Manufacturer Part Number
DP83848I-MAU-EK
Description
BOARD EVALUATION DP83848I
Manufacturer
National Semiconductor
Datasheets

Specifications of DP83848I-MAU-EK

Main Purpose
Interface, Ethernet
Utilized Ic / Part
DP83848I
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Secondary Attributes
-
Embedded
-
Primary Attributes
-
7.2.6 100 Mb/s PCS Configuration and Status Register (PCSR)
15:13
Bit
12
11
10
9
8
7
6
5
4
3
2
1
0
FORCE_100_OK
SD FORCE PMA
NRZI_BYPASS
Table 26. 100 Mb/s PCS Configuration and Status Register (PCSR), address 0x16
SD_OPTION
DESC_TIME
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
Bit Name
TQ_EN
<00>, RO
Default
0,
0
1, RW
0, RW
0, RW
0, RW
, RW
0
0
0
0
0
0
0
RW
RESERVED: Writes ignored, Read as 0.
RESERVED:
Must be zero.
RESERVED:
Must be zero.
100Mbs True Quiet Mode Enable:
1 = Transmit True Quiet Mode.
0 = Normal Transmit Mode.
Signal Detect Force PMA:
1 = Forces Signal Detection in PMA.
0 = Normal SD operation.
Signal Detect Option:
1 = Enhanced signal detect algorithm.
0 = Reduced signal detect algorithm.
Descrambler Timeout:
Increase the descrambler timeout. When set this should allow the
device to receive larger packets (>9k bytes) without loss of syn-
chronization.
1 = 2ms
0 = 722us (per ANSI X3.263: 1995 (TP-PMD) 7.2.3.3e)
RESERVED:
Must be zero.
Force 100Mb/s Good Link:
1 = Forces 100Mb/s Good Link.
0 = Normal 100Mb/s operation.
RESERVED:
Must be zero.
RESERVED:
Must be zero.
NRZI Bypass Enable:
1 = NRZI Bypass Enabled.
0 = NRZI Bypass Disabled.
RESERVED:
Must be zero.
RESERVED:
Must be zero.
55
Description
www.national.com

Related parts for DP83848I-MAU-EK