CLINK3V48BT-133 National Semiconductor, CLINK3V48BT-133 Datasheet - Page 17

• Manufacturer Part Number: CLINK3V48BT-133
• Description: BOARD EVAL FOR DS90CR485, 486
• Manufacturer: National Semiconductor

Specifications of CLINK3V48BT-133

• Main Purpose: Interface, SerDes (Serializer / De-Serializer)
• Embedded: No
• Utilized Ic / Part: DS90CR485, DS90CR486
• Primary Attributes: Serializes 48 LVCMOS/LVTTL to 8 LVDS, 66 ~ 133 MHz
• Secondary Attributes: Transmits over 2 Meter 3M MDR LVDS Cable
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Designator
SW3
DS_OPT
The DS90CR485 transmitter DS_OPT pin (J6) automatically generates an LVDS
switching pattern at the LVDS outputs. This pattern instructs DS90CR482/484
receivers to initiate deskew calibration. This switching pattern is also suitable for
DS90CR486 deskew, however, the DS90CR486 deskew operation is not initiated
by this DS_OPT pattern but instead is initiated automatically on power up or on
command by toggling its DESKEW pin. For optimal deskew calibration, it is
recommended the DS_OPT pin be pulled HIGH for at least 4096 clock cycles
(plus 20 ms if the transmitter and receiver are not yet powered up and
synchronized). Please see datasheet for deskew more details regarding
DS_OPT and deskew operation. NOTE: DC_BAL pin of SW2 must set to “DC
BAL ON” for the transmitter to output switching pattern. DS_OPT will be
ignored if DC_BAL pin of SW2 set to “DC BAL OFF”
Designator
SW2
J6
J6
DS90CR485/486 Evaluation Kit User Manual
Rev. 1.01
RE-START DESKEW
RE-START DESKEW
PRBS DISABLE
PRBS DISABLE
DC BAL OFF
DC BAL OFF
DC BAL OFF
DC BAL OFF
PWR DOWN
PWR DOWN
PWR DOWN
PWR DOWN
PRBS_15
PRBS_15
PLLSEL
PLLSEL
PLLSEL
PLLSEL
TEST1
TEST1
TEST2
TEST2
CON1
CON1
Vcc
Vcc
Settings
Settings
DS OPT
DS OPT
HIGH
HIGH
DC BAL ON
DC BAL ON
PRBS ENABLE
PRBS ENABLE
PRBS_23
PRBS_23
HIGH
HIGH
HIGH
HIGH
DEVICE ENABLE
DEVICE ENABLE
DEFAULT
DEFAULT
HIGH
HIGH
HIGH
HIGH
GND
GND
DC BAL ON
DC BAL ON
DEVICE ENABLE
DEVICE ENABLE
17 of 32
Note
Transmit DC balance ON
LVDS clock – 1111100/1100000
LVDS data – 1111000/1110000
LVDS clock – 1111000/1110000
LVDS data – 1111111/0000000