KDC2710LEVAL Intersil, KDC2710LEVAL Datasheet
KDC2710LEVAL
Specifications of KDC2710LEVAL
Related parts for KDC2710LEVAL
KDC2710LEVAL Summary of contents
Page 1
... CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. | 1-888-INTERSIL or 1-888-468-3774 Intersil (and design registered trademark of Intersil Americas Inc. MATLAB is a trademark of The MathWorks, Inc. Copyright Intersil Americas Inc. 2008-2010. All Rights Reserved All other trademarks mentioned are the property of their respective owners. USB To Host PC ...
Page 2
Software The software component is Konverter Analyzer, a graphical user interface (GUI) created with MATLAB™. A MATLAB Component Runtime engine is supplied, which executes a compiled version of the m-files. Therefore a stand-alone version of MATLAB is not required to ...
Page 3
... OS occurs at the unit ADC sample rate. When the ISLA112P50 daughter card is connected, the Background Interleave Cal button is enabled. This allows the user to turn the Intersil Interleave Engine (I2E off. Full control of the I2E block is accomplished using the Interleave Control Panel. Logic Display ...
Page 4
Menus File The file menu allows the user to load or save a data record or configuration file as well as print the current display. Data is stored as an ASCII file in comma- separated value (CSV) format. Configuration files ...
Page 5
The FFT dialog (Figure 7) allows the selection of several parameters that impact the FFT display and parametric calculations. • Samples: The length of the data record • Sample Rate: The ADC sample rate. This option is unavailable unless the ...
Page 6
The Register Control Panel (Figure 9) is used to adjust the gain, offset and clock skew of the ADC cores and control various functional settings such as data format and output mode. The Phase setting is differential in nature and ...
Page 7
... X and Y data is displayed for each marker. FIGURE 12. REGISTER EDIT DIALOG Appendix A: RF Generators Intersil uses the following RF generators as clock and signal sources when characterizing high-speed ADCs: • Rohde & Schwarz: SMA100A • Agilent: 8644B (with Low-Noise option) These generators provide very low jitter to optimize the SNR performance of the ADC under test ...
Page 8
... Performance can be evaluated by ordering the higher resolution card and adjusting the Number of Bits in the Conditions Dialog as follows: • KAD5610: • KAD5510P-50: Order KDC5512-50EVALZ • KAD2708C: • KAD2708L: Order KDC5612EVAL (Number of Bits = 10) (Number of Bits = 10) Order KDC2710CEVAL (Number of Bits = 8) Order KDC2710LEVAL (Number of Bits = 8) AN1433.4 October 1, 2010 ...
Page 9
... Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that the Application Note or Technical Brief is current before proceeding. For information regarding Intersil Corporation and its products, see www.intersil.com ...