EVAL-AD7718EBZ Analog Devices Inc, EVAL-AD7718EBZ Datasheet - Page 15
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
EVAL-AD7718EBZ
Manufacturer Part Number
EVAL-AD7718EBZ
Description
BOARD EVALUATION FOR AD7718
Manufacturer
Analog Devices Inc
Specifications of EVAL-AD7718EBZ
Number Of Adc's
1
Number Of Bits
24
Sampling Rate (per Second)
1.37k
Data Interface
Serial
Inputs Per Adc
10 Single Ended
Input Range
±2.5 V
Power (typ) @ Conditions
3.84mW @ 3 V
Voltage Supply Source
Analog and Digital
Operating Temperature
-40°C ~ 85°C
Utilized Ic / Part
AD7718
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
ADC CIRCUIT INFORMATION
The AD7708/AD7718 incorporates a 10-channel multiplexer
with a sigma-delta ADC, on-chip programmable gain amplifier
and digital filtering intended for the measurement of wide
dynamic range, low frequency signals such as those in weigh-scale,
strain-gauge, pressure transducer, or temperature measurement
applications. The AD7708 offers 16-bit resolution while the
AD7718 offers 24-bit resolution. The AD7718 is a pin-for-pin
compatible version of the AD7708. The AD7718 offers a direct
upgradable path from a 16-bit to a 24-bit system without requiring
any hardware changes and only minimal software changes.
These parts can be configured as four/five fully-differential
input channels or as eight/ten pseudo-differential input chan-
nels referenced to AINCOM. The channel is buffered and can
be programmed for one of eight input ranges from ± 20 mV to
± 2.56 V. Buffering the input channel means that the part can
handle significant source impedances on the analog input and
that R, C filtering (for noise rejection or RFI reduction) can be
placed on the analog inputs if required. These input channels
are intended to convert signals directly from sensors without the
need for external signal conditioning.
The ADC employs a sigma-delta conversion technique to realize
up to 24 bits of no missing codes performance. The sigma-delta
modulator converts the sampled input signal into a digital pulse
train whose duty cycle contains the digital information. A Sinc
programmable low-pass filter is then employed to decimate the
modulator output data stream to give a valid data conversion result
at programmable output rates. The signal chain has two modes
of operation, CHOP enabled and CHOP disabled. The CHOP bit
in the mode register enables and disables the chopping scheme.
Signal Chain Overview (CHOP Enabled, CHOP = 0)
With CHOP = 0, chopping is enabled, this is the default and gives
optimum performance in terms of drift performance. With chopping
enabled, the available output rates vary from 5.35 Hz (186.77 ms)
to 105.03 Hz (9.52 ms). A block diagram of the ADC input
channel with chop enabled is shown in Figure 4.
The sampling frequency of the modulator loop is many times
higher than the bandwidth of the input signal. The integrator in
the modulator shapes the quantization noise (which results from
the analog-to-digital conversion) so that the noise is pushed
toward one-half of the modulator frequency. The output of the
sigma-delta modulator feeds directly into the digital filter. The
digital filter then band-limits the response to a frequency signifi-
cantly lower than one-half of the modulator frequency. In this
manner, the 1-bit output of the comparator is translated into a
band limited, low noise output from the AD7708/AD7718 ADC.
The AD7708/AD7718 filter is a low-pass, Sinc
ANALOG
INPUT
f
MUX
CHOP
BUF
PGA
f
IN
3
or (sinx/x)
MOD0
f
MOD
-
3
f
CHOP
XOR
3
filter whose primary function is to remove the quantization noise
introduced at the modulator. The cutoff frequency and deci-
mated output data rate of the filter are programmable via the SF
word loaded to the filter register. The complete signal chain is
chopped resulting in excellent dc offset and offset drift specifica-
tions and is extremely beneficial in applications where drift, noise
rejection, and optimum EMI rejection are important factors.
With chopping, the ADC repeatedly reverses its inputs. The
decimated digital output words from the Sinc
have a positive offset and negative offset term included. As a
result, a final summing stage is included so that each output
word from the filter is summed and averaged with the previous
filter output to produce a new valid output result to be written
to the ADC data register. The programming of the Sinc
mation factor is restricted to an 8-bit register SF, the actual
decimation factor is the register value times 8. The decimated
output rate from the Sinc
will therefore be
where
f
SF is the decimal equivalent of the word loaded to the filter
register.
f
The chop rate of the channel is half the output data rate:
As shown in the block diagram, the Sinc
nately contain +V
channel offset. This offset is removed by performing a running
average of two. This average by two means that the settling time
to any change in programming of the ADC will be twice the
normal conversion time, while an asynchronous step change on
the analog input will not be fully reflected until the third subse-
quent output.
The allowable range for SF is 13 to 255 with a default of 69
(45H). The corresponding conversion rates, conversion times,
and settling times are shown in Table I. Note that the conver-
sion time increases by 0.732 ms for each increment in SF.
ADC
MOD
in the ADC conversion rate.
is the modulator sampling rate of 32.768 kHz.
(
8
1
SF
(
3
SINC
3
OS
FILTER
f
t
ADC
SETTLE
and –V
f
CHOP
=
3
3
1
3
filter (and the ADC conversion rate)
=
(8
OS
×
f
=
ADC
8
, where V
SF )
2
2
×
1
A
A
AD7708/AD7718
×
SF
IN
IN
= ×
f
1
ADC
f
– V
+ V
2
ADC
×
OS
OS
3
t
f
OS
MOD
ADC
filter outputs alter-
1
2
is the respective
3
filters, therefore,
DIGITAL
OUTPUT
3
deci-