AD9272-65EBZ Analog Devices Inc, AD9272-65EBZ Datasheet - Page 44
![BOARD EVAL AD9272](/photos/9/11/91141/ad9272-65ebz_sml.jpg)
AD9272-65EBZ
Manufacturer Part Number
AD9272-65EBZ
Description
BOARD EVAL AD9272
Manufacturer
Analog Devices Inc
Specifications of AD9272-65EBZ
Design Resources
Powering AD9272 with ADP5020 Switching Regulator PMU for Increased Efficiency (CN0135)
Number Of Adc's
8
Number Of Bits
12
Sampling Rate (per Second)
65M
Data Interface
Serial
Inputs Per Adc
1 Differential
Input Range
733 mVpp
Power (typ) @ Conditions
1.69W @ 65MSPS
Voltage Supply Source
Analog and Digital
Operating Temperature
-40°C ~ 85°C
Utilized Ic / Part
AD9272
Silicon Manufacturer
Analog Devices
Application Sub Type
ADC
Kit Application Type
Data Converter
Silicon Core Number
AD9272
Kit Contents
Board
Development Tool Type
Hardware - Eval/Demo Board
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
AD9272
OUTLINE DIMENSIONS
ORDERING GUIDE
Model
AD9272BSVZ-80
AD9272BSVZRL-80
AD9272BSVZ-65
AD9272BSVZRL-65
AD9272BSVZ-40
AD9272BSVZRL-40
AD9272-65EBZ
AD9272-80KITZ
1
©2009 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
Z = RoHS Compliant Part.
1.05
1.00
0.95
0.15
0.05
ROTATED 90 ° CCW
1
1
1
1
1
VIEW A
SEATING
PLANE
1
1
1
0° MIN
Temperature
Range
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
0.08 MAX
COPLANARITY
0.20
0.09
3.5°
7°
0°
0.75
0.60
0.45
MAX
1.20
D07029-0-7/09(C)
Figure 70. 100-Lead Thin Quad Flat Package, Exposed Pad [TQFP_EP]
VIEW A
25
1
100
26
Package Description
100-Lead Thin Quad Flat Package, Exposed Pad [TQFP_EP]
100-Lead Thin Quad Flat Package, Exposed Pad [TQFP_EP] Tape and Reel
100-Lead Thin Quad Flat Package, Exposed Pad [TQFP_EP]
100-Lead Thin Quad Flat Package, Exposed Pad [TQFP_EP] Tape and Reel
100-Lead Thin Quad Flat Package, Exposed Pad [TQFP_EP]
100-Lead Thin Quad Flat Package, Exposed Pad [TQFP_EP] Tape and Reel
Evaluation Board
Evaluation Board and High Speed FPGA-Based Data Capture Board
COMPLIANT TO JEDEC STANDARDS MS-026-AED-HD
16.00 BSC SQ
PIN 1
(PINS DOWN)
Dimensions shown in millimeters
TOP VIEW
14.00 BSC SQ
Rev. C | Page 44 of 44
(SV-100-3)
76
50
75
51
51
75
76
50
LEAD PITCH
0.50 BSC
BOTTOM VIEW
EXPOSED
(PINS UP)
PAD
0.27
0.22
0.17
FOR PROPER CONNECTION OF
THE EXPOSED PAD, REFER TO
THE PIN CONFIGURATION AND
FUNCTION DESCRIPTIONS
SECTION OF THIS DATA SHEET.
100
26
1
25
9.50 SQ
Package
Option
SV-100-3
SV-100-3
SV-100-3
SV-100-3
SV-100-3
SV-100-3