POEPHYTEREV-I National Semiconductor, POEPHYTEREV-I Datasheet - Page 26
![no-image](/images/manufacturer_photos/0/4/469/national_semiconductor_sml.jpg)
POEPHYTEREV-I
Manufacturer Part Number
POEPHYTEREV-I
Description
BOARD EVAL LM5072, DP83848I
Manufacturer
National Semiconductor
Series
PHYTER®r
Datasheets
1.DP83848IVVNOPB.pdf
(84 pages)
2.LM5072MHX-50NOPB.pdf
(26 pages)
3.DP83848C-MAU-EK.pdf
(18 pages)
Specifications of POEPHYTEREV-I
Main Purpose
Special Purpose DC/DC, Power Over Ethernet
Outputs And Type
1, Isolated
Power - Output
24W
Voltage - Output
3.3V
Current - Output
7.3A
Voltage - Input
39 ~ 57V
Regulator Topology
Flyback
Frequency - Switching
250kHz
Board Type
Fully Populated
Utilized Ic / Part
DP83848, LM5072
Lead Free Status / RoHS Status
Not applicable / Not applicable
www.national.com
100BASE-TX applications). By scrambling the data, the
total energy launched onto the cable is randomly distrib-
uted over a wide frequency range. Without the scrambler,
energy levels at the PMD and on the cable could peak
beyond FCC limitations at frequencies related to repeating
5B sequences (i.e., continuous transmission of IDLEs).
The scrambler is configured as a closed loop linear feed-
back shift register (LFSR) with an 11-bit polynomial. The
output of the closed loop LFSR is X-ORd with the serial
NRZ data from the code-group encoder. The result is a
scrambled data stream with sufficient randomization to
decrease radiated emissions at certain frequencies by as
much as 20 dB. The DP83848I uses the PHY_ID (pins
PHYAD [4:0]) to set a unique seed value.
4.1.2 NRZ to NRZI Encoder
After the transmit data stream has been serialized and
scrambled, the data must be NRZI encoded in order to
comply with the TP-PMD standard for 100BASE-TX trans-
mission over Category-5 Unshielded twisted pair cable.
4.1.3 Binary to MLT-3 Convertor
The Binary to MLT-3 conversion is accomplished by con-
verting the serial binary data stream output from the NRZI
encoder into two binary data streams with alternately
phased logic one events. These two binary streams are
then fed to the twisted pair output driver which converts the
voltage to current and alternately drives either side of the
transmit transformer primary winding, resulting in a MLT-3
signal.
The 100BASE-TX MLT-3 signal sourced by the PMD Out-
put Pair common driver is slew rate controlled. This should
be considered when selecting AC coupling magnetics to
ensure TP-PMD Standard compliant transition times (3 ns
< Tr < 5 ns).
The 100BASE-TX transmit TP-PMD function within the
DP83848I is capable of sourcing only MLT-3 encoded data.
Binary output from the PMD Output Pair is not possible in
100 Mb/s mode.
26
4.2 100BASE-TX RECEIVER
The 100BASE-TX receiver consists of several functional
blocks which convert the scrambled MLT-3 125 Mb/s serial
data stream to synchronous 4-bit nibble data that is pro-
vided to the MII. Because the 100BASE-TX TP-PMD is
integrated, the differential input pins, RD , can be directly
routed from the AC coupling magnetics.
See Figure 7 for a block diagram of the 100BASE-TX
receive function. This provides an overview of each func-
tional block within the 100BASE-TX receive section.
The Receive section consists of the following functional
blocks:
— Analog Front End
— Digital Signal Processor
— Signal Detect
— MLT-3 to Binary Decoder
— NRZI to NRZ Decoder
— Serial to Parallel
— Descrambler
— Code Group Alignment
— 4B/5B Decoder
— Link Integrity Monitor
— Bad SSD Detection
4.2.1 Analog Front End
In addition to the Digital Equalization and Gain Control, the
DP83848I includes Analog Equalization and Gain Control
in the Analog Front End. The Analog Equalization reduces
the amount of Digital Equalization required in the DSP.
4.2.2 Digital Signal Processor
The Digital Signal Processor includes Adaptive Equaliza-
tion with Gain Control and Base Line Wander Compensa-
tion.