NCP1582DR2GEVB ON Semiconductor, NCP1582DR2GEVB Datasheet - Page 9

• Manufacturer Part Number: NCP1582DR2GEVB
• Description: EVAL BOARD FOR NCP1582DR2G
• Manufacturer: ON Semiconductor

Specifications of NCP1582DR2GEVB

• Design Resources: NCP1582 EVB BOM NCP1582 EVB Schematic NCP1582DR2GEVB Gerber Files
• Main Purpose: DC/DC, Step Down
• Outputs And Type: 1, Non-Isolated
• Voltage - Output: 0.8V
• Voltage - Input: 4.5 ~ 12 V
• Regulator Topology: Buck
• Frequency - Switching: 350kHz
• Board Type: Fully Populated
• Utilized Ic / Part: NCP1582
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Current - Output: -
• Power - Output: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• For Use With/related Products: NCP1582DR2G
• Other names: NCP1582DR2GEVBOS

results in larger values of output capacitance to maintain
tight output voltage regulation. In contrast, smaller values of
inductance increase the regulator’s maximum achievable
slew rate and decrease the necessary capacitance, at the
expense of higher ripple current. The peak−to−peak ripple
current is given by the following equation:
where Ipk−pk
From this equation it is clear that the ripple current increases
as L
dynamic response and ripple current.
Feedback and Compensation
to be adjusted from 0.8 V to 5.0 V via an external resistor
divider network. The controller will try to maintain 0.8 V at
the feedback pin. Thus, if a resistor divider circuit was
placed across the feedback pin to V
regulate the output voltage proportional to the resistor
divider network in order to maintain 0.8 V at the FB pin.
above and the output voltage is shown in the following
equation:
efficiency and output voltage accuracy. For high values of
R1 there is less current consumption in the feedback
network, However the trade off is output voltage accuracy
due to the bias current in the error amplifier. The output
voltage error of this bias current can be estimated using the
following equation (neglecting resistor tolerance):
The NCP158x allows the output of the DC−DC converter
The relationship between the resistor divider network
Resistor R1 is selected based on a design tradeoff between
Once R1 has been determined, R2 can be calculated.
OUT
decreases, emphasizing the trade−off between
Ipk * pk LOUT +
Error% +
R 2 + R 1
LOUT
is the peak to peak current of the output.
0.1 mA
R1
R2
V REF
V
V OUT * V REF
OUT
L OUT
V OUT (1 * D)
V REF
R 1
FB
OUT
350 kHz
100%.
, the controller will
.
,
http://onsemi.com
9
amplifier (EOTA). The compensation network consists of
the internal error amplifier and the impedance networks ZIN
(R
compensation network has to provide a closed loop transfer
function with the highest 0 dB crossing frequency to have
fast response (but always lower than F
gain in DC conditions to minimize the load regulation. A
stable control loop has a gain crossing with −20 dB/decade
slope and a phase margin greater than 45°. Include
worst−case component variations when determining phase
margin. Loop stability is defined by the compensation
network around the EOTA, the output capacitor, output
inductor and the output divider. Figure 13. shows the open
loop and closed loop gain plots.
Compensation Network Frequency:
frequency
frequency,
Figure 12 shows a typical Type II transconductance error
The inductor and capacitor form a double pole at the
The ESR of the output capacitor creates a “zero” at the
The zero of the compensation network is formed as,
The pole of the compensation network is calculated as,
1
, R
C
R
C
Figure 12. Type II Transconductance Error
C
2
) and external Z
F ESR +
C
F LC +
P
F P +
F Z +
EA
Gm
Amplifier
2p @ R C @ C P
2p @ L O @ C O
2p @ ESR @ C O
2p @ R C C C
FB
V
1
1
REF
1
(R
1
c
, C
+
SW
c
/8) and the highest
and C
R1
R2
p
). The