AS5245 AB austriamicrosystems, AS5245 AB Datasheet - Page 20
![no-image](/images/manufacturer_photos/0/0/84/austriamicrosystems_sml.jpg)
AS5245 AB
Manufacturer Part Number
AS5245 AB
Description
BOARD ADAPTER AS5245
Manufacturer
austriamicrosystems
Specifications of AS5245 AB
Sensor Type
Magnetic, Rotary Position
Sensing Range
360°
Interface
Serial
Voltage - Supply
3.3V, 5V
Embedded
No
Utilized Ic / Part
AS5245
Lead Free Status / RoHS Status
Lead free by exemption / RoHS compliant by exemption
Sensitivity
-
AS5245
Data Sheet - A p p l i c a t i o n I n f o r m a t i o n
9.2 Alignment Mode
The alignment mode simplifies centering the magnet over the center of the chip to gain maximum accuracy.
Alignment mode can be enabled with the falling edge of CSn while PDIO = logic high
a 12-bit displacement amplitude output. A high value indicates large X or Y displacement, but also higher absolute magnetic field strength. The
magnet is properly aligned, when the difference between highest and lowest value over one full turn is at a minimum.
Under normal conditions, a properly aligned magnet will result in a reading of less than 128 over a full turn.
The MagINCn and MagDECn indicators will be = 1 when the alignment mode reading is < 128. At the same time, both hardware pins MagINCn
(#1) and MagDECn (#2) will be pulled to VSS. A properly aligned magnet will therefore produce a MagINCn = MagDECn = 1 signal throughout a
full 360º turn of the magnet.
Stronger magnets or short gaps between magnet and IC may show values larger than 128. These magnets are still properly aligned as long as
the difference between highest and lowest value over one full turn is at a minimum.
The Alignment mode can be reset to normal operation by a power-on-reset (disconnect / re-connect power supply) or by a falling edge on CSn
with PDIO = low.
Figure 13. Enabling the Alignment Mode
Figure 14. Exiting Alignment Mode
www.austriamicrosystems.com/AS5245
PDIO
CSn
CSn
PDIO
2µs
min.
min.
2µs
AlignMode enable
exit AlignMode
Revision 1.5
(see Figure
13). The Data bits D11-D0 of the SSI change to
Read-out
Read-out
via SSI
via SSI
20 - 31