ADZS-BF518F-EZLITE Analog Devices Inc, ADZS-BF518F-EZLITE Datasheet - Page 12

• Manufacturer Part Number: ADZS-BF518F-EZLITE
• Description: KIT EZ LITE BF512F/14F/16F/18F
• Manufacturer: Analog Devices Inc
• Type: DSPr

Specifications of ADZS-BF518F-EZLITE

• Featured Product: Blackfin® BF50x Series Processors
• Contents: Board, Cables, CD, Head Phones, Power Supply
• Silicon Manufacturer: Analog Devices
• Core Architecture: Blackfin
• Features: USB-based, PC-hosted Tool Set
• Kit Contents: Brd, PSU, CD, Docs, SD Card, Cables
• Silicon Family Name: Blackfin
• Silicon Core Number: ADSP-BF518F
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With/related Products: BF512F/14F/16F/18F
• For Use With: ADZS-BFBLUET-EZEXT - EZ-EXTENDER DAUGHTERBOARD
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

ADSP-BF512/BF514/BF516/BF518(F)
includes support for five to eight data bits, one or two stop bits,
and none, even, or odd parity. Each UART port supports two
modes of operation:
Each UART port's baud rate, serial data format, error code gen-
eration and status, and interrupts are programmable:
The UART port’s clock rate is calculated as:
Where the 16-bit UART_Divisor comes from the UART_DLH
(most significant 8 bits) and UART_DLL (least significant
8 bits) registers.
In conjunction with the general-purpose timer functions, auto-
baud detection is supported.
The capabilities of the UARTs are further extended with sup-
port for the infrared data association (IrDA®) serial infrared
physical layer link specification (SIR) protocol.
TWI CONTROLLER INTERFACE
The processors include a two wire interface (TWI) module for
providing a simple exchange method of control data between
multiple devices. The TWI is compatible with the widely used
I
simultaneous master and slave operation, support for both 7-bit
addressing and multimedia data arbitration. The TWI interface
utilizes two signals for transferring clock (SCL) and data (SDA)
and supports the protocol at speeds up to 400k bits/sec. The
TWI interface signals are compatible with 5 V logic levels.
Additionally, the processor’s TWI module is fully compatible
with serial camera control bus (SCCB) functionality for easier
control of various CMOS camera sensor devices.
2
C
• PIO (programmed I/O) – The processor sends or receives
• DMA (direct memory access) – The DMA controller trans-
• Supporting bit rates ranging from (f
• Supporting data formats from seven to 12 bits per frame.
• Both transmit and receive operations can be configured to
®
data by writing or reading I/O mapped UART registers.
The data is double-buffered on both transmit and receive.
fers both transmit and receive data. This reduces the
number and frequency of interrupts required to transfer
data to and from memory. The UART has two dedicated
DMA channels, one for transmit and one for receive. These
DMA channels have lower default priority than most DMA
channels because of their relatively low service rates.
(f
generate maskable interrupts to the processor.
bus standard. The TWI module offers the capabilities of
SCLK
/16) bits per second.
UART Clock Rate
=
---------------------------------------------- -
16 UART_Divisor
f
SCLK
SCLK
/1,048,576) to
Rev. PrE | Page 12 of 62 | March 2009
RSI INTERFACE
The removable storage interface (RSI) controller acts as the host
interface for multi-media cards (MMC), secure digital memory
cards (SD Card), secure digital input/output cards (SDIO), and
CE-ATA hard disk drives. The following list describes the main
features of the RSI controller.
10/100 ETHERNET MAC
The ADSP-BF516/BF518 processors offer the capability to
directly connect to a network by way of an embedded fast Ether-
net media access controller (MAC) that supports both 10-BaseT
(10M bits/sec) and 100-BaseT (100M bits/sec) operation. The
10/100 Ethernet MAC peripheral on the processor is fully com-
pliant to the IEEE 802.3-2002 standard and it provides
programmable features designed to minimize supervision, bus
use, or message processing by the rest of the processor system.
Some standard features are:
Some advanced features are:
• Support for a single MMC, SD memory, SDIO card or CE-
• Support for 1-bit and 4-bit SD modes
• Support for 1-bit, 4-bit and 8-bit MMC modes
• Support for 4-bit and 8-bit CE-ATA hard disk drives
• A ten-signal external interface with clock, command, and
• Card detection using one of the data signals
• Card interface clock generation from SCLK
• SDIO interrupt and read wait features
• CE-ATA command completion signal recognition and
• Support of MII and RMII protocols for external PHYs
• Full duplex and half duplex modes
• Data framing and encapsulation: generation and detection
• Media access management (in half-duplex operation): col-
• Flow control (in full-duplex operation): generation and
• Station management: generation of MDC/MDIO frames
• SCLK operating range down to 25 MHz (active and sleep
• Internal loopback from transmit to receive
• Buffered crystal output to external PHY for support of a
• Automatic checksum computation of IP header and IP
• Independent 32-bit descriptor-driven receive and transmit
ATA hard disk drive
up to eight data lines
disable
of preamble, length padding, and FCS
lision and contention handling, including control of
retransmission of collision frames and of back-off timing
detection of pause frames
for read-write access to PHY registers
operating modes)
single crystal system
payload fields of Rx frames
DMA channels
Preliminary Technical Data