AD9271-50EBZ Analog Devices Inc, AD9271-50EBZ Datasheet - Page 3

no-image

AD9271-50EBZ

Manufacturer Part Number
AD9271-50EBZ
Description
BOARD EVALUATION AD9271 50MSPS
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD9271-50EBZ

Number Of Adc's
8
Number Of Bits
12
Sampling Rate (per Second)
50M
Data Interface
Serial
Inputs Per Adc
1 Differential
Input Range
400 mVpp
Power (typ) @ Conditions
1.425W @ 50MSPS
Voltage Supply Source
Single
Operating Temperature
-40°C ~ 85°C
Utilized Ic / Part
AD9271
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
The AD9271 requires a LVPECL-/CMOS-/LVDS-compatible
sample rate clock for full performance operation. No external
reference or driver components are required for many
applications.
The ADC automatically multiplies the sample rate clock for
the appropriate LVDS serial data rate. A data clock (DCO±) for
capturing data on the output and a frame clock (FCO±) trigger
for signaling a new output byte are provided.
Powering down individual channels is supported to increase
battery life for portable applications. There is also a standby
mode option that allows quick power-up for power cycling. In CW
Doppler operation, the VGA, AAF, and ADC are powered down.
The power of the TGC path scales with selectable speed grades.
The ADC contains several features designed to maximize flexibility
and minimize system cost, such as a programmable clock, data
alignment, and programmable digital test pattern generation. The
digital test patterns include built-in fixed patterns, built-in
pseudorandom patterns, and custom user-defined test patterns
entered via the serial port interface.
Rev. B | Page 3 of 60
Fabricated in an advanced CMOS process, the AD9271 is
available in a 16 mm × 16 mm, RoHS compliant, 100-lead
TQFP. It is specified over the industrial temperature range of
−40°C to +85°C.
PRODUCT HIGHLIGHTS
1.
2.
3.
4.
5.
6.
Small Footprint. Eight channels are contained in a small,
space-saving package. Full TGC path, ADC, and crosspoint
switch contained within a 100-lead, 16 mm × 16 mm TQFP.
Low Power of 150 mW per Channel at 40 MSPS.
Integrated Crosspoint Switch. This switch allows numerous
multichannel configuration options to enable the CW
Doppler mode.
Ease of Use. A data clock output (DCO±) operates up to
300 MHz and supports double data rate (DDR) operation.
User Flexibility. Serial port interface (SPI) control offers a wide
range of flexible features to meet specific system requirements.
Integrated Third-Order Antialiasing Filter. This filter is placed
between the TGC path and the ADC and is programmable
from 8 MHz to 18 MHz.
AD9271

Related parts for AD9271-50EBZ