CLC-CAPT-PCASM National Semiconductor, CLC-CAPT-PCASM Datasheet - Page 3

• Manufacturer Part Number: CLC-CAPT-PCASM
• Description: BOARD EVALUATION
• Manufacturer: National Semiconductor

Specifications of CLC-CAPT-PCASM

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: *CLC-CAPT-PCASM

Histogram Mode
In the second mode of operation, the “Histogram” mode,
the data capture board operates as a hardware histo-
grammer. The board does not collect a contiguous record
from the ADC; instead, it compiles statistical information
by counting the number of times that the ADC
outputs each code. The most significant 15 bits of the
converter define 32K histogram bins. The MSB of the
data is inverted before being stored (all data is treated as
offset binary format). ADC data is aligned to the least
significant bit, and unused higher bits are set to 0s. Each
bin is cleared initially. The ADC output code is used as
the address for the SRAM on the board, and as each
code is read by the Data Capture board, the data at that
location in the SRAM is read, incremented and written
back to the SRAM. This counting requires multiple clock
cycles, so the data is not counted in real time. In fact, 11
samples of data are missed for each sample that is
counted. The histogram capture terminates when a bin
reaches the count specified by DIP switches 4 and 5. The
32K histogram bin counts are then returned via the serial
port. If the input signal to the ADC is a pure
sinusoid, then
compared to the theoretical probability density of a
sinusoid and the linearity of the ADC can be calculated.
The supplied Matlab script DNL_INL uses this method.
Please refer to the IEEE Standard for Digitizing Waveform
Recorders (IEEE Std 1057-1994) for more information
about this technique.
Hardware Configuration
Jumpers
The data capture board has 2 jumpers that must be
configured before use. The first jumper, WCLK, selects
the clock source for the FIFO. When capturing data from
an ADC evaluation board, WCLK should be set to
RDY2 . This selects the DR (Data Ready) clock line from
the ADC evaluation board pin 20B. The second jumper,
VCCD, sets the supply voltage for the ADC output buff-
ers. Unless the ADC evaluation board instructions specify
otherwise, this jumper should be set to +5.
CLC5956 Data
Analog Input
Ain- >> Ain
Ain- > Ain
Ain > Ain-
Ain >> Ain-
CLC5958 Data
Analog Input
Ain- >> Ain
Ain- > Ain
Ain > Ain-
Ain >> Ain-
Condition
- Full Scale
- Mid Scale
+ Mid Scale
+ Full Scale
Condition
- Full Scale
- Mid Scale
+ Mid Scale
+ Full Scale
the
Offset Binary Number
0000 0000 0000
0111 1111 1111
1000 0000 0000
1111 1111 1111
Offset Binary Number
00 0000 0000 0000
01 0111 1111 1111
10 0000 0000 0000
11 1111 1111 1111
histogram
Two's Complement
1000 0000 0000
1111 1111 1111
0000 0000 0000
1111 1111 1111
Two's Complement
10 0000 0000 0000
11 1111 1111 1111
00 0000 0000 0000
01 1111 1111 1111
information
ASCII Value Stored
2048
4095
0
2047
ASCII Value Stored
8192
16383
0
8191
can
be
3
DIP Switches
Five of the eight DIP switches are used to configure
several capture functions as follows.
DIP switch 1: This DIP switch specifies whether a
DIP switches 2 and 3: When DIP switch 1 is ON to
DIP switches 4 and 5: These DIP switches specify the
A maximum count of 16384 corresponds to approxi-
mately 2.5 million total samples for a 12-Bit ADC. The
capture is very fast (on the order of 1 second for a 52
MSPS clock rate) so there is not much advantage in set-
ting the switches for a lower maximum count. The other
settings are more useful for the DRCS evaluations
because the effective clock rate can become very low
with certain output formats and decimation ratios.
Switch:
Clock
12-18
Switch:
Data
ON → ADC Evaluation Board is attached.
Bits
Connector
Eurocard
Diversity Receiver Evaluation Board or an
ADC Evaluation Board is attached to the Data
Capture Board.
indicate that an ADC Evaluation Board is attached,
DIP switches 2 and 3 specify the width of the ADC
data so it can be aligned to the least significant bit
and unused higher bits can be set to 0s.
maximum histogram bin count. The histogram
capture terminates when any bin reaches the count
specified by these switches.
J1
Captured data is aligned to the least significant
bit with unused higher bits set to 0s.
RDY2
Data Capture Board Block Diagram
WCLK
2
OFF
OFF
ON
ON
4
OFF
OFF
ON
ON
24
32k depth
18-bits
32k depth
FIFO
FPGA
SRAM
24-bits
3
OFF
ON
OFF
ON
5
OFF
ON
OFF
ON
Serialized
Data Stream
Note: Primary data path shown.
Control lines not shown
Number of Bits in ADC
18
16
14
12
Maximum Count
16384
8192
4096
2048
FPGA Performs:
State Machine
Signal Format Conversion
Data Routing
http://www.national.com
UART
Serial Cable
Connector
9-pin
J9