CLC-CAPT-PCASM National Semiconductor, CLC-CAPT-PCASM Datasheet - Page 7

no-image

CLC-CAPT-PCASM

Manufacturer Part Number
CLC-CAPT-PCASM
Description
BOARD EVALUATION
Manufacturer
National Semiconductor
Datasheet

Specifications of CLC-CAPT-PCASM

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
*CLC-CAPT-PCASM
In this example, we have captured data from a 12-Bit
ADC. Remember that the data that we are plotting is the
bin count information. The ADC output codes that were
exercised ranged from code 236 to code 3865. The
maximum count was set to 16384 (with DIP switches 4
and 5 OFF) and for this particular data record the
maximum count was reached at the ADC output code of
3864. To analyze the converter’s linearity, you can left
click on the “DNL_INL” button, and you will see the
following analysis window:
For more information about this analysis technique,
please refer to Section IV of this document, the com-
ments in the DNL_INL script file, or the IEEE Standard for
Digitizing Waveform Recorders (IEEE Std 1057-1994).
Section III. Capturing Data from the
Diversity Receiver Chipset (DRCS)
Evaluation Board
VCC
COMM PORT #1
+5V
(2A)
To PC Serial
Diversity Receiver Chipset Evaluation Setup
VCC
GND
Serial I/O
Capture
Board
Data
I.F. SOURCE
FILTERED
BPF
COMM PORT #2
To PC Serial
Evaluation
DRCS
Board
CLOCK SOURCE
OPTIONAL
10-16dBm
7
Getting Started
To use the Data Capture board to capture data from
National’s DRCS Evaluation Board, you will need the
following
Several analysis tools are provided in the form of Matlab
scripts. It will prove helpful if the user has some familiarity
with the CLC5902 data sheet and the Diversity Receiver
Evaluation Board User Manual document.
Hardware
Software
Documentation
Applicable product data sheets and user guides can be
found on the provided CD-ROM, with the most current
versions available on our website at:
General Description and Program Options
Data from the Diversity Receiver ChipSet (DRCS)
Evaluation Board can be captured from either of its two
serial outputs, its parallel outputs, or its debug outputs.
The serial in-phase and quadrature-phase data can
also be captured simultaneously for quadrature data
analyses. The Data Capture Board always returns 32,768
24-bit words via the serial port as 96K bytes. Each word
is interpreted as a 24-bit two’s complement integer and
stored as 32K ASCII words in a user defined file. Each
value is terminated with a carriage return (hexadecimal
0D). When a Diversity Receiver Evaluation Board is
attached to the Data Capture Board, data narrower than
24 bits is aligned to the most significant bit with unused
lower bits set to 0s. Serial data is always 24-bits wide.
Because of the various DRCS data output formats, care
1. CLC730093 Data Capture Board.
2. CLC730090 DRCS Evaluation Board.
3. DC Power Supply - The DRCS Evaluation and
4. An IBM-Compatible Personal Computer running
5. Serial data cable to connect the data capture board
6. Low noise, filtered, IF Signal source for analog input
7. OPTIONAL - Low jitter clock source (10 - 16dBm
1. “Capture.exe” - Contained in the provided CDROM.
2. Data storage space on PC hard drive (default path &
3. Matlab (version 5.1 or higher) to run analysis routines.
(CLC-CAPT-PCASM)
(CLC-DRCS-PCASM)
Capture Board combination require +5V at >1A.
Windows 95, Windows 98, or Windows NT with a
serial port capable of 115,200 baud.
to the PC.
to DRCS.
sinewave) if DRCS crystal oscillator is removed.
name = “c:\temp\data.dat”).
http://www.national.com/appinfo/wbp
hardware, software, and documentation.
http://www.national.com

Related parts for CLC-CAPT-PCASM