ISL6402EVAL4 Intersil, ISL6402EVAL4 Datasheet - Page 12
![no-image](/images/manufacturer_photos/0/3/341/intersil_sml.jpg)
ISL6402EVAL4
Manufacturer Part Number
ISL6402EVAL4
Description
EVALUATION BOARD ISL6402
Manufacturer
Intersil
Datasheet
1.ISL6402IR.pdf
(19 pages)
Specifications of ISL6402EVAL4
Main Purpose
DC/DC, Step Down with LDO
Outputs And Type
3, Non-Isolated
Voltage - Output
1.2V, 2.5V, 3.3V
Voltage - Input
4.5 ~ 24V
Regulator Topology
Buck
Frequency - Switching
300kHz
Board Type
Fully Populated
Utilized Ic / Part
ISL6402
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Input Voltage Range
The ISL6402 is designed to operate from input supplies
ranging from 4.5V to 24V. However, the input voltage range
can be effectively limited by the available maximum duty
cycle (D
where,
Vd1 = Sum of the parasitic voltage drops in the inductor
discharge path, including the lower FET, inductor and PC
board.
Vd2 = Sum of the voltage drops in the charging path,
including the upper FET, inductor and PC board resistances.
The maximum input voltage and minimum output voltage is
limited by the minimum on-time (t
where, t
Gate Control Logic
The gate control logic translates generated PWM signals
into gate drive signals providing amplification, level shifting
and shoot-through protection. The gate drivers have some
circuitry that helps optimize the ICs performance over a wide
range of operational conditions. As MOSFET switching
times can vary dramatically from type to type and with input
voltage, the gate control logic provides adaptive dead time
by monitoring real gate waveforms of both the upper and the
lower MOSFETs. Shoot-through control logic provides a
20ns deadtime to ensure that both the upper and lower
MOSFETs will not turn on simultaneously and cause a shoot-
through condition.
Gate Drivers
The low-side gate driver is supplied from VCC_5V and
provides a peak sink/source current of 400mA. The high-
side gate driver is also capable of 400mA current. Gate-drive
voltages for the upper N-Channel MOSFET are generated
by the flying capacitor boot circuit. A boot capacitor
connected from the BOOT pin to the PHASE node provides
power to the high side MOSFET driver. To limit the peak
current in the IC, an external resistor may be placed
between the UGATE pin and the gate of the external
MOSFET. This small series resistor also damps any
oscillations caused by the resonant tank of the parasitic
inductances in the traces of the board an the FET’s input
capacitance.
V
V
IN min
IN max
(
(
)
ON(min)
MAX
)
=
≤
--------------------------------------------------- -
t
ON min
V
--------------------------------
= 93%).
OUT
(
0.93
= 30ns
V
+
OUT
)
V
×
d1
300kHz
+
V
d2
12
–
V
d1
ON(min)
).
ISL6402
At start-up the low-side MOSFET turns on and forces
PHASE to ground in order to charge the BOOT capacitor to
5V. After the low-side MOSFET turns off, the high-side
MOSFET is turned on by closing an internal switch between
BOOT and UGATE. This provides the necessary gate-to-
source voltage to turn on the upper MOSFET, an action that
boosts the 5V gate drive signal above VIN. The current
required to drive the upper MOSFET is drawn from the
internal 5V regulator.
Protection Circuits
The converter output is monitored and protected against
overload, short circuit and undervoltage conditions. A
sustained overload on the output sets the PGOOD low and
initiates hiccup mode.
Overcurrent Protection
Cycle by cycle current limiting scheme is implemented as
below. Both PWM controllers use the lower MOSFET’s on-
resistance, r
The sensed voltage drop is compared with a threshold set by
a resistor connected from the OCSETx pin to ground.
where, I
and R
to the ISENx pin. If the lower MOSFET current exceeds the
overcurrent threshold, a pulse skipping circuit is activated.
Figure 16 shows the inductor current, output voltage, and the
PHASE node voltage just as an overcurrent trip occurs. The
upper MOSFET will not be turned on as long as the sensed
current is higher than the threshold value. This limits the
current supplied by the DC voltage source. If an overcurrent
is detected for 2 consecutive clock cycles then the IC enters
a hiccup mode by turning off the gate drivers and entering
into soft-start. The IC will cycle 2 times through soft-start
before trying to restart. The IC will continue to cycle through
soft-start until the overcurrent condition is removed.
Figure 17 shows this behavior.
R
OCSET
CS
OC
is a value of the current sense resistor connected
=
ISL6402
is the desired overcurrent protection threshold,
------------------------------------------ -
(
DS(ON)
I
VCC_5V
OC
UGATE
PHASE
BOOT
7 ( ) R
) R
(
(
DS on
, to monitor the current in the converter.
CS
(
)
FIGURE 15.
)
)
VIN
November 8, 2004
FN9123.3