DG-ACC-JBST Digi International, DG-ACC-JBST Datasheet
DG-ACC-JBST
Specifications of DG-ACC-JBST
FS-9051
Related parts for DG-ACC-JBST
DG-ACC-JBST Summary of contents
Page 1
ConnectCore XP 270 Hardware Reference ...
Page 2
...
Page 3
ConnectCore Hardware Reference Part number/version: 90000759_B Release date: January 2006 www.digi.com XP 270 ™ ...
Page 4
... Digi International Inc. Printed in the United States of America. All rights reserved. Digi, Digi International, the Digi logo, the Making Device Networking Easy logo, NetSilicon, a Digi International Company, NET+, NET+OS and NET+Works are trademarks or registered trademarks of Digi International, Inc. in the United States and other countries worldwide. All other trademarks are the property of their respective owners ...
Page 5
Contents ............................................... 1 Intel XScale PXA270 ..................................................................... 2 ConnectCore XP 270 module ........................................................... 3 Using the ConnectCore ...
Page 6
Bidirectional GPIOs .............................................................. 37 ConnectCore XP 270 GPIO use ................................................. 38 GPIO Controller Register Summary............................................ 47 GPIOs used internally ........................................................... 48 ConnectCore XP 270 Memory Map.................................................... ...
Page 7
Connecting your PC to the target system .......................................... 99 Initialization file JTAG270.INI .......................................................100 Supported Flash devices ..............................................................100 JTAG270 Parameter Description ....................................................101 Program a Flash Device ...............................................................103 Use: JTAG270 /P filename [optionlist] ......................................103 Options ...........................................................................103 Example with Intel PXA270...........................................................106 Support for ...
Page 8
...
Page 9
Using This Guide Using This Guide R eview this section for basic information about the guide you are using, as well as general support and contact information. About this guide This guide provides information about the Digi ConnectCore XP 270, ...
Page 10
read about Module specifications Using the JTAG-Booster Conventions used in this guide This table describes the typographic conventions used ...
Page 11
Customer support To get help with a question or technical problem with this product make comments and recommendations about our products or documentation, use the contact information listed in this table: For Technical support Contact information United States: ...
Page 12
...
Page 13
About the Module ConnectCore XP 270 module is a fully integrated system-on-chip solution on a 67.6 x 36.7mm card — a system built on Intel XScale processor PXA270, flash and ...
Page 14
Intel XScale PXA270 Features Intel XScale Technology highly scalable core from 104 MHz up to 520 MHz Little Endian operation Embedded Packaging: 23 ...
Page 15
Intel XScale PXA270 processor block diagram ConnectCore XP 270 module Features 32-bit Intel XScale PXA270 processor 64 Mbytes SDRAM memory (32-bit@100 MHz) 32 Mbytes Flash memory (32-bit ...
Page 16
Full Function UART, 1 Bluetooth UART, 1 IrDA, 1 NSSP, 1 SSP serial port I²C Bus USB ...
Page 17
ConnectCore XP 270 module RESET CONTROLLER SILICON NUMBER X1 Data, Address, Ethernet, AC97, LCD, UART, Bluetooth, PCMCIA, USB, JTAG, NSSP, SSP, IrDA, Multimedia Card, GPIOs Using the ConnectCore XP 270 chip select Chip Select Use CS0# Flash memory CS1# Ethernet ...
Page 18
... OSCR0 register can be programmed to generate a watchdog-reset signal. When the OWER[WME] field is set, the OSCR0 register is compared to the OSMR3 register every rising edge of the internal-made 3.25MHz clock match is detected, the OS timer asserts the internal WDOG_RST pin, which asserts the RESET_OUT# pin. A reset is applied to the PXA270 processor and most internal states are cleared ...
Page 19
Clock signals The processor needs two clock signals: The 13-MHz processor oscillator provides the primary clock source for the PXA270 processor. The on-chip PLL frequency multipliers and several peripheral modules use the processor oscillator as a reference. If the application ...
Page 20
Use a large 1-Gbyte memory map; in this case, the SDRAM partition is 256-Mbyte wide. This memory map ...
Page 21
Ethernet Controller The ConnectCore XP 270 module provides an Ethernet connection (Link + PHY Layer) directly on the module board. This connection is made with the LAN91C111 chip from SMSC. These are features of the chip: 10/100 non-PCI Ethernet Single ...
Page 22
External schematics for SMSC LAN91C111 Ethernet Controller LAN91C111 ConnectCore XP270 This diagram shows the external components needed for ...
Page 23
Vendor Part number Halo TG110-S050N2 Pulse J1012F21C Suggested Magnetics(**) Vendor Part Halo TG22-3506NL Halo TG22-3506ND Halo TG110-S055N2 Halo TG110-S050P1 Halo TG110-S050P2 Halo TG110-S050J2 Halo TG110-E050N5 Halo TG110-E055N5 Pulse H1086 Pulse H1012 Pulse PE-68515L Pulse H1089 Pulse (Valor) ST6118T Pulse H1102 ...
Page 24
Bel Fuse 0817-1G1T-21 YCL 20PMT04 YCL PH163112 Midcom 000-6241-37R Midcom 000-6181-37R Midcom JFM24111-0101 PCA EPF8033GM PCA EPF8143S Tamura ...
Page 25
The memory chip also provides these features: 1024-bit EEPROM memory organized as four memory pages of 256 bits each. Memory pages that can be individually write-protected or put in EPROM- emulation mode 8-byte scratch pad Communication over the single-conductor 1-wire ...
Page 26
Address range 0x0082 0x0083 0x0084 0x0085 0x0086 0x0087 0x0088–0x008F USB Both the Intel PXA270 and the ConnectCore XP ...
Page 27
USB Client Controller features USB Revision 1.1 compliant full-speed device, 12 Mbps, half duplex Support 24 endpoints (endpoint 0 plus 26 programmable endpoints). USB Host Controller features USB Revision 1.1 compatible Supports both low-speed and full-speed USB Devices Open Host ...
Page 28
ConnectCore XP 270 USB The ConnectCore XP 270 module only has two USB signals (although the Intel XScale ...
Page 29
The next table shows the multiplexing mechanism: USB Host Controller single-ended signal USB_P2_1 USB_P2_2 USB_P2_3 USB_P2_4 USB_P2_5 USB_P2_6 USB_P2_7 USB_P2_8 If both USB Host and Device must be implemented on the ConnectCore XP 270 module, the following signals need to ...
Page 30
OTG Transceiver (see Intel PXA27x Developer Manual – Ordering Number 280000- 002 /Figure 12-17 ...
Page 31
Charge Pump Device (see Intel PXA27x Developer Manual – Ordering Number 280000-002 / Figure 12-18 ...
Page 32
USB Transceiver (see Intel PXA27x Developer Manual – Ordering Number 280000- 002 / Figure 12-19) UARTs ConnectCore XP ...
Page 33
Baud-rate generation up to 921 kbps for all UARTs – False start-bit detection – Separate DMA requests for transmit and receive data services SSP Serial Ports ConnectCore XP 270 supports two Synchronous Serial Protocol serial ports (SSP and NSSP). The ...
Page 34
I²C Bus Interface The PXA270 processor has two I²C (Inter-Integrated Circuit) peripherals: the standard I²C interface and the ...
Page 35
PC Card Memory Map 0x3C00_0000 0x3800_0000 0x3400_0000 0x3000_0000 0x2C00_0000 0x2800_0000 0x2400_0000 0x2000_0000 If you decide to use the PC Card / Compact Flash Interface on the Note: ConnectCore XP 270, you can’t used the MultiMedia Card / SD / SDIO ...
Page 36
Two transmit FIFOs and two receive FIFOs Two modes of operation: MMC/SD/SDIO mode and SPI mode. MMC/SD/SDIO mode ...
Page 37
A total of 16777216 colors (24 bits) in passive color mode Up to 8-bit (each) passive dual-scan color displays Up to 16-bit per pixel for active single-panel color displays Up to 24-bit per pixel single-panel color smart panels Support for ...
Page 38
...
Page 39
AC’97 Controller The ConnectCore XP 270 AC’97 controller supports the “Audio Codec ’97 Component Specification, Revision 2.0”. The AC-link is a synchronous, fixed-rate serial bus interface to the digital AC’97 controller for transferring digital audio, modem, microphone input (MIC-in), Codec ...
Page 40
Features (short list): Enhanced period control through 6-bit clock divider and 10-bit period counter 10-bit pulse control Connector pinout The ConnectCore XP 270 module is ...
Page 41
Pin Signal Description 1 / BITCLK / AC97 Audio Port D12 GPIO28 / bit clock (output) I2S_BITCLK / SSPSFRM 3 Reserved 5 / SDATA_IN1 / AC97 Audio Port AB17 GPIO99 / Data In KP_DKIN6 / KP_MKIN5 / FFTXD 7 / ...
Page 42
Pin Signal 21 / SSPSCLK / A16 GPIO23 / CIF_MCLK 23 / TDO R21 25 / TCK R19 27 / TDI R22 29 GND 31 ...
Page 43
Pin Signal Description 39 / PWAIT# / PCMCIA Socket AB8 / GPIO56 / Select C15 USB_P3_4 / BB_IB_DAT2 / GPIO110 / MMDAT2 / MSSCLK 41 / PSKTSEL / PCMCIA socket W14 / GPIO104 / select C16 CIF_DD2 / KP_MKOUT1 / ...
Page 44
Pin Signal 55 / NSSP_CLK Y10 (SSPSCLK3 / GPIO84 / BB_IB_STB / CIF_FV 57 / NSSP_TXD W10 (SSPTXD3) / GPIO81 / BB_OB_DAT0 / CIF_DD0 59 ...
Page 45
Pin Signal Description 79 / L_FCLK / LCD frame clock GPIO74 LDD5 / GPIO63 LCD data bus J20 83 / LDD14 / LCD data bus L21 GPIO72 85 / LDD0 / GPIO58 LCD data bus ...
Page 46
ConnectCore XP pinouts: Connector X2 The first value is the SMT connector pin and the second value (if there is one), in green, is the ...
Page 47
Pin Signal Description 19 / SDCAS SDRAM column Y4 address strobe. SDCAS has an internal 22 Ω series resistor. 21 GND GND 23 / SDRAS# SDRAM row W6 address strobe 25 / DQM3 Data output byte AB7 enable 3 27 ...
Page 48
Pin Signal 53 GND 55 / MA17 MA16 DREQ0 / GPIO115 / E21 / UVS1# / PWM1 / MBREQ ...
Page 49
... Most of the peripheral pins on the ConnectCore XP module also double (or triple) as GPIO pins. As inputs, the GPIO pins can be sampled or programmed to generate an interrupt from either a rising or falling edge. As outputs, the GPIO pins can be cleared or set individually and can be preprogrammed to either state when entering sleep mode. ...
Page 50
... R_EDGE Undef Undef Undef Undef INP AF1 HIGH NO_EDGE INP AF1 HIGH NO_EDGE Undef Undef Undef UndEf Undef Undef Undef Undef Undef Undef Undef Undef Undef Undef Undef Undef OUT AF0 HIGH NO_EDGE INP AF0 HIGH NO_EDGE OUT AF0 HIGH NO_EDGE ...
Page 51
... HIGH NO_EDGE AF0 HIGH NO_EDGE AF2 HIGH NO_EDGE AF2 LOW NO_EDGE AF2 LOW NO_EDGE AF1 HIGH NO_EDGE AF0 HIGH NO_EDGE AF1 HIGH NO_EDGE AF1 HIGH NO_EDGE AF0 HIGH NO_EDGE AF2 HIGH NO_EDGE AF2 HIGH NO_EDGE AF2 HIGH NO_EDGE AF1 HIGH NO_EDGE 3 9 ...
Page 52
... HIGH NO_EDGE AF1 HIGH NO_EDGE AF1 HIGH NO_EDGE AF2 HIGH NO_EDGE AF2 HIGH NO-EDGE AF0 HIGH NO_EDGE AF2 HIGH NO_EDGE AF0 HIGH NO_EDGE AF1 HIGH NO_EDGE AF1 HIGH NO_EDGE AF1 HIGH NO_EDGE AF1 HIGH NO_EDGE AF2 HIGH NO_EDGE AF2 HIGH NO_EDGE ...
Page 53
... NO_EDGE OUT AF2 HIGH NO_EDGE INP AF1 HIGH NO_EDGE OUT AF2 HIGH NO_EDGE OUT AF2 HIGH NO_EDGE OUT AF2 HIGH NO_EDGE OUT AF2 HIGH NO_EDGE OUT AF2 HIGH NO_EDGE OUT AF0 HIGH NO_EDGE INP AF1 HIGH NO_EDGE OUT AF2 HIGH NO_EDGE 4 1 ...
Page 54
... HIGH NO_EDGE AF1 HIGH NO_EDGE AF2 HIGH NO_EDGE AF2 HIGH NO_EDGE AF2 HIGH NO_EDGE AF2 HIGH NO_EDGE AF2 HIGH NO_EDGE AF2 HIGH NO_EDGE AF2 HIGH NO_EDGE AF2 HIGH NO-EDGE AF2 HIGH NO_EDGE AF2 HIGH NO_EDGE AF2 HIGH NO_EDGE AF2 HIGH NO_EDGE ...
Page 55
... HIGH NO_EDGE AF2 HIGH NO_EDGE AF2 HIGH NO_EDGE AF2 HIGH NO_EDGE AF2 HIGH NO_EDGE AF2 HIGH NO_EDGE AF2 HIGH NO_EDGE AF2 HIGH NO_EDGE AF2 HIGH NO_EDGE AF2 HIGH NO_EDGE AF1 HIGH NO_EDGE AF1 HIGH NO_EDGE AF1 HIGH NO_EDGE AF1 HIGH NO_EDGE 4 3 ...
Page 56
... HIGH NO_EDGE AF0 HIGH NO_EDGE AF0 HIGH NO_EDGE AF0 HIGH NO_EDGE AF0 HIGH NO_EDGE AF0 HIGH R_EDGE AF0 HIGH NO_EDGE AF0 HIGH NO_EDGE AF0 HIGH NO_EDGE AF0 HIGH NO_EDGE AF0 HIGH NO_EDGE AF0 HIGH NO_EDGE AF2 HIGH NO_EDGE AF0 HIGH NO_EDGE ...
Page 57
... GPIO57 / MM_DAT3 / AF2 HIGH NO_EDGE AF0 HIGH NO_EDGE AF0 HIGH NO_EDGE AF0 HIGH NO_EDGE AF0 HIGH NO_EDGE AF1 HIGH NO_EDGE AF0 HIGH NO_EDGE AF0 HIGH NO_EDGE AF0 HIGH NO_EDGE AF0 HIGH NO_EDGE AF0 HIGH NO_EDGE AF0 HIGH NO_EDGE AF0 HIGH NO_EDGE 4 5 ...
Page 58
... Although the level field doesn’t affect an input signal, the level field high level in case the pin is changed to an output. Although the interrupt field doesn’t affect an output signal, the interrupt field NO_EDGE level in case the pin is changed to an input ConnectCore XP 270 ...
Page 59
SYS_EN and PWR_CAP<x> are not real GPIO signals (shaded signals). Their type, level, and interrupt trigger, therefore, cannot be chosen as for any other GPIO. As explained in the Intel PXA270 developer manual, all unused GPIOs have been configured as ...
Page 60
Register Name GAFR0_L GAFR0_U GAFR1_L GAFR1_U GAFR2_L GAFR2_U GAFR3_L GAFR3_U GPIOs used internally GPIO Direction GPIO3 Output GPIO4 I/O ...
Page 61
ConnectCore XP 270 Memory Map The ConnectCore XP 270 memory map is shown next. 0xE000_0000 Reserved (512 Mbyte) 0xC000_000 Reserved (512 Mbyte) 0xB000_000 SDRAM partition 1 (256 Mbyte) 0xA000_0000 SDRAM partition 0 (256 Mbyte) 0x9000_0000 SDRAM partition 3 (256 Mbyte) ...
Page 62
0x1800_0000 Reserved (64 Mbyte) 0x1400_0000 CS5# (64 Mbyte) 0x1000_0000 CS4# (64 Mbyte) 0x0C00_0000 CS3# (64 ...
Page 63
About the Development Board his chapter provides information for configuring the ConnectCore XP 270 development board ...
Page 64
XScale Intel XScale is a 32-bit RISC microarchitecture based on architecture by Advanced RISC Machines (ARM), now the most popular 32-bit embedded CPU family in the world. ARM-based and Intel XScale technology are completely ...
Page 65
The Intel PXA270 processor uses a new Micro-Power-Management that results in less than 50% power consumption, compared to a StrongARM SA-1110 processor running on the same clock speed. What’s on the development board? The ConnectCore XP 270 development board integrates ...
Page 66
... Hold components by the edges and do not touch the ICs on them. Whenever you uninstall any component, place grounded antistatic pad or in the bag that came with the component. ...
Page 67
Installation There are two steps involved with installing the ConnectCore XP 270: 1 Replacing the module 2 Setting up basic and optional connections Replacing the module The ConnectCore XP 270 processor module is plugged onto the socket of the development ...
Page 68
You will feel a slight lock into the sockets. The four mounting holes can also be used for visual alignment. Do not press in the middle of ...
Page 69
Setting up basic and optional connections Basic connections Power supply Terminal connection Optional connections Ethernet JTAG USB ...
Page 70
Hardware block diagram ...
Page 71
LEDs and selection of Ethernet magnetics These two drawings show the user LED, the positions of the magnetics jumpers, and Ethernet connections: Jumpers The ConnectCore XP 270 jumpers are listed next. Factory settings are typed in boldface. 3V3 ConnectCore XP ...
Page 72
BVD2 Compact-Flash BVD2/SPKR/DASP (leave jumper LINKLED open if closed) open closed BVD1 Compact-Flash BVD1/STSCHG/PDIAG (leave jumper CD open if closed) open closed IDE Compact-Flash operation mode open closed CFINT Compact-Flash interrupt open closed ...
Page 73
Pin descriptions This section provides the pin layout for each item on the development board. ST10 JTAG ICE and ST9 JTAG LPT interfaces ST10 JTAG ICE interface ...
Page 74
ST10 JTAG ICE interface pin assignments 1 3V3 2 3V3 3 #TRST 4 GND 5 TDI 6 GND 7 TMS 8 GND 9 TCK 10 ...
Page 75
ST9 JTAG LPT interface pin assignments 1 not connected 2 TCK 3 TDI 4 TMS 5 #TRST 6 #ENAB 7 #SRESET 8 not connected 9 not connected 10 not connected 11 TDO 12 not connected 13 connected 14 not connected ...
Page 76
ST2 RS232 (PXA270 FFUART) and ST12 JTAG Booster interface ST2 RS232 (PXA270 FFUART) ST2 RS232 (PXA270 FFUART) pin assignments 1 DCD 2 TxD 3 RxD ...
Page 77
ST12 JTAG booster interface pin assignments 1 TCK 2 GND 3 TMS 4 #TRST 5 not connected 6 TDI 7 TDO 8 3V3 ST7 USB Host interface, ST8 USB Device interface, and ST3 Ethernet pins ST7 USB Host interface ST8 ...
Page 78
ST7 USB host interface pin assignments DATA- 3 DATA+ 4 GND ST8 USB device interface pin assignments 1 not connected 2 not ...
Page 79
X11 LCD 40-pin header pin assignments 1 GND 2 PCLK 3 LCLK 4 FCLK 5 GND 6 GND 7 LDD[11] 8 LDD[12] 9 LDD[13] 10 LDD[14] 11 LDD[15] 12 GND 13 LDD[5] 14 LDD[6] 15 LDD[7] 16 LDD[8] 17 LDD[9] ...
Page 80
3V3 29 3V3 30 GPIO10 31 GPIO11 32 BLI_CON GND 36 GND 37 TSMX 38 TSMY 39 TSPX 40 ...
Page 81
X12 ConnectCore XP 270 X1 50-pin header pin assignments 1 BITCLK 2 ETNTX- 3 RESERVED 4 ETNTX+ 5 SDATA_IN 6 ETNRX- 7 #ACRESET 8 ETNRX+ 9 SDATA_OUT 10 ETNLED1 11 GND 12 GND 13 SYNC 14 ETNLED2 15 SDATA_IN0 16 ...
Page 82
#RESET 29 GND 30 GND 31 BATT_FAULT 32 RTC_VCC 33 GPIO0 34 BT_RXD 35 GPIO1 36 BT_TXD 37 #EPIOS16 38 BT_CTS 39 #EPWAIT 40 ...
Page 83
X12 ConnectCore XP 270 X2 50-pin header X21 pin assignments 1 GND 2 RD/#WR 3 SDCKE1 4 SDCKE0 5 SDCLK0 6 GND 7 SDCLK2 8 #SDCS3 9 #SDCS2 10 #BSDCAS Buffered #SDCAS 11 GND 12 #BSDRAS Buffered #SDRAS 13 #BDQM3 ...
Page 84
BMA17 29 BMA16 30 DREQ0 31 BMA15 32 BMA14 33 BMA13 34 BMA12 35 GND 36 BMA11 37 BMA10 38 BMA9 39 BMA8 40 ...
Page 85
X12 ConnectCore XP 270 X2 50-pin header X22 pin assignments 1 GND 2 #BWE Buffered #WE 3 #OE 4 RDY 5 #CS2 6 GND 7 #CS3 8 #CS4 9 #CS5 10 MD16 11 GND 12 MD17 13 MD18 14 MD19 ...
Page 86
MD30 29 MD31 30 DREQ1 31 MD15 32 MD7 33 MD14 34 MD6 35 GND 36 MD13 37 MD5 38 MD12 39 MD4 40 ...
Page 87
Backlight Inverter Solder Pads, ST6 10-pin header 1, and ST5 10-pin header 2 Backlight inverter solder pads ST6 10-pin header 1 ST5 10-pin header 2 Backlight Inverter Solder Pads pin assignments GND 3 BLI_CON 4 BLI_CON 5 ...
Page 88
ST6 10-pin header 1 pin assignments Backlight Inverter and predecoded chip selects #DECO2 4 #DECO3 5 #DECO4 6 #DECO5 7 ...
Page 89
ConnectCore XP 270 X1 pinout Pin Signal 1 BITCLK / GPIO28 2 ETN_Tx- 3 reserved for future use 4 ETN_Tx+ 5 SDATA_IN1 / GPIO99 6 ETN_Rx- 7 ACRESET# 8 ETN_Rx+ 9 SDATA_OUT / GPIO30 10 ETNLED1 11 GND 12 GND ...
Page 90
Pin Signal 15 SDATA_IN0 / GPIO29 16 PWM1 / GPIO17 17 PWM0 / GPIO16 18 SSPTXD ...
Page 91
Pin Signal 41 PSKTSEL / GPIO104 42 FFRXD / GPIO53 43 PIOW# / GPIO51 44 FFTXD / GPIO39 45 PCE2# / GPIO54 46 FFDCD / GPIO36 47 PIOR# / GPIO50 48 FFCTS / GPIO35 49 +3,3V 50 +3,3V 51 +3,3V ...
Page 92
Pin Signal 67 SDA / GPIO118 68 LDD9 / GPIO67 69 SCL / GPIO117 70 LDD3 ...
Page 93
Pin Signal 93 PCE1# / GPIO85 94 GPIO34 95 POE# / GPIO48 96 GPIO10 97 PREG# / GPIO55 98 PWE# / GPIO49 99 GND 100 GND ConnectCore XP 270 X2 pinout Pin Signal 1 GND 2 GND 3 RD/WR# A ...
Page 94
Pin Signal 4 WE# 5 nSDCKE1 6 OE# 7 nSDCKE0 / GPIO106 8 RDY / GPIO18 ...
Page 95
Pin Signal 30 MD20 31 DQM0 32 MD21 33 GND 34 GND 35 MA25 36 MD22 37 MA24 38 MD23 39 MA23 40 MD24 41 MA22 42 MD25 43 GND 44 GND 45 MA21 46 MD26 47 MA20 48 MD27 ...
Page 96
Pin Signal 56 MD30 57 MA16 58 MD31 59 DREQ0 / GPIO115 60 DREQ1 / GPIO97 ...
Page 97
Pin Signal 82 MD11 83 MA6 84 MD3 85 MA5 86 MD10 87 MA4 88 MD2 89 GND 90 GND 91 MA3 92 MD9 93 MA2 94 MD1 95 MA1 96 MD8 97 MA0 98 MD0 99 GND 100 GND ...
Page 98
...
Page 99
ConnectCore XP 270 Customization his chapter provides information for adding custom hardware to the ConnectCore XP 270 development board ...
Page 100
...
Page 101
If you use the onboard Ethernet controller, check the external magnetics circuitry carefully. The magnetics can be connected to the ConnectCore XP 270 module directly without additional components. 4 Check that you have at least one pullup resistor on ...
Page 102
...
Page 103
ConnectCore XP 270 Module Specifications his appendix provides specifics about the ConnectCore XP 270 module ...
Page 104
Mechanical dimensions This is the bottom view of the ConnectCore XP 270 board: The connector mates with SAMTEC LSH series ...
Page 105
This drawing shows the board with the SAMTEC LSH-050-01-G-D-A: A: Mated stack height — 2.31mm B: Maximum component height under ConnectCore XP 270 module — ConnectCore XP 270 board height — 1 SMSC LAN91C111 — ...
Page 106
Power requirements The ConnectCore XP 270 module can impact management; for example, dynamically changing the core voltage. Clock frequency can also affect the ...
Page 107
If all trace need to be routed inside the connector’s footprint, it must be ensured that only copper of the same net exists under each lead. If small vias are used, the fanout for all pads can be made completely ...
Page 108
...
Page 109
JTAG-Booster for Intel XScale PXA270 his appendix describes the JTAG booster used with the Intel XScale PXA270 and the ConnectCore XP 270 module; in particular, using this tool ...
Page 110
Overview The program JTAG270.EXE uses the JTAG port of the Intel XScale PXA270 processor in conjunction with the small JTAG-Booster to perform these functions: Program data into flash memory Verify and read ...
Page 111
CD files These files can be found on the CD in the JTAG directory. JTAG270.EXE JTAG270.OVL jtag270.ini jtag270.cfg proguboot.bat winnt21.zip Connecting your PC to the target system The JTAG-Booster can be plugged into standard parallel ports (LPT1-3) with a DB25-Connector. ...
Page 112
The 3.3V version of the JTAG-Booster (FS part number 285) is ...
Page 113
JTAG270 Parameter Description When you start JTAG270.EXE without any parameters, a help screen appears with all possible functions and options: JTAG270 --- JTAG utility for Intel PXA27x Copyright (C) FS FORTH-SYSTEME GmbH, Breisach Version 4.xx of xx/xx/xxxx Programming of Flash-EPROMs ...
Page 114
These options are the most important parameters for using JTAG270 software: /DRIVER=x with ...
Page 115
Program a Flash Device Use: JTAG270 /P filename [optionlist] The specified file is programmed into the flash memory. The flash status is polled after each cell is programmed (cell = 8-, 16- or 32-bit, depending on current data bus width). ...
Page 116
activated by adding the option automatically searches in all available bus widths for all possible flash types and configurations instead of ...
Page 117
Intel CPU architectures, because target execution always starts at the top of the address space. /FILE-OFFSET=hhhhhh If is specified, the first FILE-OFFSET programmed to target. Default: /FILE-OFFSET=0 Abbreviation: /FO= /LENGTH=hhhhhh The number of programmed bytes can be limited ...
Page 118
Example with Intel PXA270 In this simple example assumed that the JTAG-Booster is connected to LPT1 ...
Page 119
The resulting I/O-address of the parallel port is printed here JTAG-Booster is found on the parallel port The JTAG chain is analyzed. There may be several parts in the JTAG chain. The 5 chain is analyzed and ...
Page 120
...
Page 121
Index Numerics 1-wire EEPROM 12 1-wire EEPROM memory map 13 A AC’97 controller 27 adding custom hardware 88 B backlight inverter solder pads 75 bidirectional GPIOs 37 Bluetooth UART (BTUART chip select use 5 clock signals 7 CompactFlash ...
Page 122
F flash memory 7 full-function UART (FFUART GPIO controller register summary 47 GPIOs used internally 48 I I2C bus interface 22 installation replacing the module 55 setting up basic and optional connections 57 Intel XScale 52 Intel XScale ...
Page 123
U UARTs 20 USB 14-20 ConnectCore XP 270 16-20 charge pump device 19 multiplexing mechanism 17 OTG transceiver 18 USB transceiver 20 Intel PXA270 USB 14-15 USB client controller features 15 USB Host controller features 15 USB Host ports 14 ...
Page 124
...
Page 125
... Digi International 11001 Bren Road East Minnetonka, MN 55343 U.S.A United States: 1 877 912-3444 Other locations: 1 952 912-3444 www.digi.com/support/ www.digi.com ...
Page 126
...